|
@@ -116,7 +116,7 @@ static int stmmac_mdio_write(struct mii_bus *bus, int phyaddr, int phyreg,
|
|
|
unsigned int mii_address = priv->hw->mii.addr;
|
|
|
unsigned int mii_data = priv->hw->mii.data;
|
|
|
|
|
|
- u32 value = MII_WRITE | MII_BUSY;
|
|
|
+ u32 value = MII_BUSY;
|
|
|
|
|
|
value |= (phyaddr << priv->hw->mii.addr_shift)
|
|
|
& priv->hw->mii.addr_mask;
|
|
@@ -126,6 +126,8 @@ static int stmmac_mdio_write(struct mii_bus *bus, int phyaddr, int phyreg,
|
|
|
& priv->hw->mii.clk_csr_mask;
|
|
|
if (priv->plat->has_gmac4)
|
|
|
value |= MII_GMAC4_WRITE;
|
|
|
+ else
|
|
|
+ value |= MII_WRITE;
|
|
|
|
|
|
/* Wait until any existing MII operation is complete */
|
|
|
if (stmmac_mdio_busy_wait(priv->ioaddr, mii_address))
|