|
@@ -134,7 +134,7 @@ static const struct ingenic_cgu_clk_info jz4740_cgu_clocks[] = {
|
|
|
"i2s", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
|
|
|
.parents = { JZ4740_CLK_EXT, JZ4740_CLK_PLL_HALF, -1, -1 },
|
|
|
.mux = { CGU_REG_CPCCR, 31, 1 },
|
|
|
- .div = { CGU_REG_I2SCDR, 0, 1, 8, -1, -1, -1 },
|
|
|
+ .div = { CGU_REG_I2SCDR, 0, 1, 9, -1, -1, -1 },
|
|
|
.gate = { CGU_REG_CLKGR, 6 },
|
|
|
},
|
|
|
|