|
@@ -1955,22 +1955,21 @@ void r4k_cache_init(void)
|
|
|
__flush_icache_user_range = r4k_flush_icache_user_range;
|
|
|
__local_flush_icache_user_range = local_r4k_flush_icache_user_range;
|
|
|
|
|
|
-#if defined(CONFIG_DMA_NONCOHERENT) || defined(CONFIG_DMA_MAYBE_COHERENT)
|
|
|
-# if defined(CONFIG_DMA_PERDEV_COHERENT)
|
|
|
- if (0) {
|
|
|
-# else
|
|
|
- if ((coherentio == IO_COHERENCE_ENABLED) ||
|
|
|
- ((coherentio == IO_COHERENCE_DEFAULT) && hw_coherentio)) {
|
|
|
-# endif
|
|
|
+#ifdef CONFIG_DMA_NONCOHERENT
|
|
|
+#ifdef CONFIG_DMA_MAYBE_COHERENT
|
|
|
+ if (coherentio == IO_COHERENCE_ENABLED ||
|
|
|
+ (coherentio == IO_COHERENCE_DEFAULT && hw_coherentio)) {
|
|
|
_dma_cache_wback_inv = (void *)cache_noop;
|
|
|
_dma_cache_wback = (void *)cache_noop;
|
|
|
_dma_cache_inv = (void *)cache_noop;
|
|
|
- } else {
|
|
|
+ } else
|
|
|
+#endif /* CONFIG_DMA_MAYBE_COHERENT */
|
|
|
+ {
|
|
|
_dma_cache_wback_inv = r4k_dma_cache_wback_inv;
|
|
|
_dma_cache_wback = r4k_dma_cache_wback_inv;
|
|
|
_dma_cache_inv = r4k_dma_cache_inv;
|
|
|
}
|
|
|
-#endif
|
|
|
+#endif /* CONFIG_DMA_NONCOHERENT */
|
|
|
|
|
|
build_clear_page();
|
|
|
build_copy_page();
|