|
@@ -128,8 +128,30 @@ extern int icache_44x_need_flush;
|
|
|
#include <asm/nohash/32/pte-8xx.h>
|
|
|
#endif
|
|
|
|
|
|
-/* And here we include common definitions */
|
|
|
-#include <asm/pte-common.h>
|
|
|
+/*
|
|
|
+ * Location of the PFN in the PTE. Most 32-bit platforms use the same
|
|
|
+ * as _PAGE_SHIFT here (ie, naturally aligned).
|
|
|
+ * Platform who don't just pre-define the value so we don't override it here.
|
|
|
+ */
|
|
|
+#ifndef PTE_RPN_SHIFT
|
|
|
+#define PTE_RPN_SHIFT (PAGE_SHIFT)
|
|
|
+#endif
|
|
|
+
|
|
|
+/*
|
|
|
+ * The mask covered by the RPN must be a ULL on 32-bit platforms with
|
|
|
+ * 64-bit PTEs.
|
|
|
+ */
|
|
|
+#if defined(CONFIG_PPC32) && defined(CONFIG_PTE_64BIT)
|
|
|
+#define PTE_RPN_MASK (~((1ULL << PTE_RPN_SHIFT) - 1))
|
|
|
+#else
|
|
|
+#define PTE_RPN_MASK (~((1UL << PTE_RPN_SHIFT) - 1))
|
|
|
+#endif
|
|
|
+
|
|
|
+/*
|
|
|
+ * _PAGE_CHG_MASK masks of bits that are to be preserved across
|
|
|
+ * pgprot changes.
|
|
|
+ */
|
|
|
+#define _PAGE_CHG_MASK (PTE_RPN_MASK | _PAGE_DIRTY | _PAGE_ACCESSED | _PAGE_SPECIAL)
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|