|
@@ -829,6 +829,12 @@ struct mlx4_dev {
|
|
struct mlx4_vf_dev *dev_vfs;
|
|
struct mlx4_vf_dev *dev_vfs;
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+struct mlx4_clock_params {
|
|
|
|
+ u64 offset;
|
|
|
|
+ u8 bar;
|
|
|
|
+ u8 size;
|
|
|
|
+};
|
|
|
|
+
|
|
struct mlx4_eqe {
|
|
struct mlx4_eqe {
|
|
u8 reserved1;
|
|
u8 reserved1;
|
|
u8 type;
|
|
u8 type;
|
|
@@ -1485,4 +1491,7 @@ int mlx4_ACCESS_PTYS_REG(struct mlx4_dev *dev,
|
|
enum mlx4_access_reg_method method,
|
|
enum mlx4_access_reg_method method,
|
|
struct mlx4_ptys_reg *ptys_reg);
|
|
struct mlx4_ptys_reg *ptys_reg);
|
|
|
|
|
|
|
|
+int mlx4_get_internal_clock_params(struct mlx4_dev *dev,
|
|
|
|
+ struct mlx4_clock_params *params);
|
|
|
|
+
|
|
#endif /* MLX4_DEVICE_H */
|
|
#endif /* MLX4_DEVICE_H */
|