|
@@ -41,7 +41,6 @@
|
|
|
|
|
|
#define DRIVER_NAME "xilinxfb"
|
|
|
|
|
|
-
|
|
|
/*
|
|
|
* Xilinx calls it "TFT LCD Controller" though it can also be used for
|
|
|
* the VGA port on the Xilinx ML40x board. This is a hardware display
|
|
@@ -92,15 +91,16 @@ struct xilinxfb_platform_data {
|
|
|
u32 xvirt, yvirt; /* resolution of memory buffer */
|
|
|
|
|
|
/* Physical address of framebuffer memory; If non-zero, driver
|
|
|
- * will use provided memory address instead of allocating one from
|
|
|
- * the consistent pool. */
|
|
|
+ * will use provided memory address instead of allocating one from
|
|
|
+ * the consistent pool.
|
|
|
+ */
|
|
|
u32 fb_phys;
|
|
|
};
|
|
|
|
|
|
/*
|
|
|
* Default xilinxfb configuration
|
|
|
*/
|
|
|
-static struct xilinxfb_platform_data xilinx_fb_default_pdata = {
|
|
|
+static const struct xilinxfb_platform_data xilinx_fb_default_pdata = {
|
|
|
.xres = 640,
|
|
|
.yres = 480,
|
|
|
.xvirt = 1024,
|
|
@@ -110,14 +110,14 @@ static struct xilinxfb_platform_data xilinx_fb_default_pdata = {
|
|
|
/*
|
|
|
* Here are the default fb_fix_screeninfo and fb_var_screeninfo structures
|
|
|
*/
|
|
|
-static struct fb_fix_screeninfo xilinx_fb_fix = {
|
|
|
+static const struct fb_fix_screeninfo xilinx_fb_fix = {
|
|
|
.id = "Xilinx",
|
|
|
.type = FB_TYPE_PACKED_PIXELS,
|
|
|
.visual = FB_VISUAL_TRUECOLOR,
|
|
|
.accel = FB_ACCEL_NONE
|
|
|
};
|
|
|
|
|
|
-static struct fb_var_screeninfo xilinx_fb_var = {
|
|
|
+static const struct fb_var_screeninfo xilinx_fb_var = {
|
|
|
.bits_per_pixel = BITS_PER_PIXEL,
|
|
|
|
|
|
.red = { RED_SHIFT, 8, 0 },
|
|
@@ -128,18 +128,18 @@ static struct fb_var_screeninfo xilinx_fb_var = {
|
|
|
.activate = FB_ACTIVATE_NOW
|
|
|
};
|
|
|
|
|
|
-
|
|
|
#define BUS_ACCESS_FLAG 0x1 /* 1 = BUS, 0 = DCR */
|
|
|
#define LITTLE_ENDIAN_ACCESS 0x2 /* LITTLE ENDIAN IO functions */
|
|
|
|
|
|
struct xilinxfb_drvdata {
|
|
|
-
|
|
|
struct fb_info info; /* FB driver info record */
|
|
|
|
|
|
phys_addr_t regs_phys; /* phys. address of the control
|
|
|
- registers */
|
|
|
+ * registers
|
|
|
+ */
|
|
|
void __iomem *regs; /* virt. address of the control
|
|
|
- registers */
|
|
|
+ * registers
|
|
|
+ */
|
|
|
#ifdef CONFIG_PPC_DCR
|
|
|
dcr_host_t dcr_host;
|
|
|
unsigned int dcr_len;
|
|
@@ -148,7 +148,7 @@ struct xilinxfb_drvdata {
|
|
|
dma_addr_t fb_phys; /* phys. address of the frame buffer */
|
|
|
int fb_alloced; /* Flag, was the fb memory alloced? */
|
|
|
|
|
|
- u8 flags; /* features of the driver */
|
|
|
+ u8 flags; /* features of the driver */
|
|
|
|
|
|
u32 reg_ctrl_default;
|
|
|
|
|
@@ -165,7 +165,7 @@ struct xilinxfb_drvdata {
|
|
|
* which bus its connected and call the appropriate write API.
|
|
|
*/
|
|
|
static void xilinx_fb_out32(struct xilinxfb_drvdata *drvdata, u32 offset,
|
|
|
- u32 val)
|
|
|
+ u32 val)
|
|
|
{
|
|
|
if (drvdata->flags & BUS_ACCESS_FLAG) {
|
|
|
if (drvdata->flags & LITTLE_ENDIAN_ACCESS)
|
|
@@ -195,8 +195,8 @@ static u32 xilinx_fb_in32(struct xilinxfb_drvdata *drvdata, u32 offset)
|
|
|
}
|
|
|
|
|
|
static int
|
|
|
-xilinx_fb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue,
|
|
|
- unsigned transp, struct fb_info *fbi)
|
|
|
+xilinx_fb_setcolreg(unsigned int regno, unsigned int red, unsigned int green,
|
|
|
+ unsigned int blue, unsigned int transp, struct fb_info *fbi)
|
|
|
{
|
|
|
u32 *palette = fbi->pseudo_palette;
|
|
|
|
|
@@ -205,9 +205,11 @@ xilinx_fb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue,
|
|
|
|
|
|
if (fbi->var.grayscale) {
|
|
|
/* Convert color to grayscale.
|
|
|
- * grayscale = 0.30*R + 0.59*G + 0.11*B */
|
|
|
- red = green = blue =
|
|
|
- (red * 77 + green * 151 + blue * 28 + 127) >> 8;
|
|
|
+ * grayscale = 0.30*R + 0.59*G + 0.11*B
|
|
|
+ */
|
|
|
+ blue = (red * 77 + green * 151 + blue * 28 + 127) >> 8;
|
|
|
+ green = blue;
|
|
|
+ red = green;
|
|
|
}
|
|
|
|
|
|
/* fbi->fix.visual is always FB_VISUAL_TRUECOLOR */
|
|
@@ -241,13 +243,11 @@ xilinx_fb_blank(int blank_mode, struct fb_info *fbi)
|
|
|
xilinx_fb_out32(drvdata, REG_CTRL, 0);
|
|
|
default:
|
|
|
break;
|
|
|
-
|
|
|
}
|
|
|
return 0; /* success */
|
|
|
}
|
|
|
|
|
|
-static struct fb_ops xilinxfb_ops =
|
|
|
-{
|
|
|
+static struct fb_ops xilinxfb_ops = {
|
|
|
.owner = THIS_MODULE,
|
|
|
.fb_setcolreg = xilinx_fb_setcolreg,
|
|
|
.fb_blank = xilinx_fb_blank,
|
|
@@ -286,7 +286,8 @@ static int xilinxfb_assign(struct platform_device *pdev,
|
|
|
} else {
|
|
|
drvdata->fb_alloced = 1;
|
|
|
drvdata->fb_virt = dma_alloc_coherent(dev, PAGE_ALIGN(fbsize),
|
|
|
- &drvdata->fb_phys, GFP_KERNEL);
|
|
|
+ &drvdata->fb_phys,
|
|
|
+ GFP_KERNEL);
|
|
|
}
|
|
|
|
|
|
if (!drvdata->fb_virt) {
|
|
@@ -300,7 +301,7 @@ static int xilinxfb_assign(struct platform_device *pdev,
|
|
|
/* Tell the hardware where the frame buffer is */
|
|
|
xilinx_fb_out32(drvdata, REG_FB_ADDR, drvdata->fb_phys);
|
|
|
rc = xilinx_fb_in32(drvdata, REG_FB_ADDR);
|
|
|
- /* Endianess detection */
|
|
|
+ /* Endianness detection */
|
|
|
if (rc != drvdata->fb_phys) {
|
|
|
drvdata->flags |= LITTLE_ENDIAN_ACCESS;
|
|
|
xilinx_fb_out32(drvdata, REG_FB_ADDR, drvdata->fb_phys);
|
|
@@ -310,8 +311,7 @@ static int xilinxfb_assign(struct platform_device *pdev,
|
|
|
drvdata->reg_ctrl_default = REG_CTRL_ENABLE;
|
|
|
if (pdata->rotate_screen)
|
|
|
drvdata->reg_ctrl_default |= REG_CTRL_ROTATE;
|
|
|
- xilinx_fb_out32(drvdata, REG_CTRL,
|
|
|
- drvdata->reg_ctrl_default);
|
|
|
+ xilinx_fb_out32(drvdata, REG_CTRL, drvdata->reg_ctrl_default);
|
|
|
|
|
|
/* Fill struct fb_info */
|
|
|
drvdata->info.device = dev;
|
|
@@ -364,7 +364,7 @@ err_regfb:
|
|
|
err_cmap:
|
|
|
if (drvdata->fb_alloced)
|
|
|
dma_free_coherent(dev, PAGE_ALIGN(fbsize), drvdata->fb_virt,
|
|
|
- drvdata->fb_phys);
|
|
|
+ drvdata->fb_phys);
|
|
|
else
|
|
|
iounmap(drvdata->fb_virt);
|
|
|
|
|
@@ -435,12 +435,12 @@ static int xilinxfb_of_probe(struct platform_device *pdev)
|
|
|
* Fill the resource structure if its direct BUS interface
|
|
|
* otherwise fill the dcr_host structure.
|
|
|
*/
|
|
|
- if (tft_access) {
|
|
|
+ if (tft_access)
|
|
|
drvdata->flags |= BUS_ACCESS_FLAG;
|
|
|
- }
|
|
|
#ifdef CONFIG_PPC_DCR
|
|
|
else {
|
|
|
int start;
|
|
|
+
|
|
|
start = dcr_resource_start(pdev->dev.of_node, 0);
|
|
|
drvdata->dcr_len = dcr_resource_len(pdev->dev.of_node, 0);
|
|
|
drvdata->dcr_host = dcr_map(pdev->dev.of_node, start, drvdata->dcr_len);
|
|
@@ -452,19 +452,19 @@ static int xilinxfb_of_probe(struct platform_device *pdev)
|
|
|
#endif
|
|
|
|
|
|
prop = of_get_property(pdev->dev.of_node, "phys-size", &size);
|
|
|
- if ((prop) && (size >= sizeof(u32)*2)) {
|
|
|
+ if ((prop) && (size >= sizeof(u32) * 2)) {
|
|
|
pdata.screen_width_mm = prop[0];
|
|
|
pdata.screen_height_mm = prop[1];
|
|
|
}
|
|
|
|
|
|
prop = of_get_property(pdev->dev.of_node, "resolution", &size);
|
|
|
- if ((prop) && (size >= sizeof(u32)*2)) {
|
|
|
+ if ((prop) && (size >= sizeof(u32) * 2)) {
|
|
|
pdata.xres = prop[0];
|
|
|
pdata.yres = prop[1];
|
|
|
}
|
|
|
|
|
|
prop = of_get_property(pdev->dev.of_node, "virtual-resolution", &size);
|
|
|
- if ((prop) && (size >= sizeof(u32)*2)) {
|
|
|
+ if ((prop) && (size >= sizeof(u32) * 2)) {
|
|
|
pdata.xvirt = prop[0];
|
|
|
pdata.yvirt = prop[1];
|
|
|
}
|
|
@@ -482,7 +482,7 @@ static int xilinxfb_of_remove(struct platform_device *op)
|
|
|
}
|
|
|
|
|
|
/* Match table for of_platform binding */
|
|
|
-static struct of_device_id xilinxfb_of_match[] = {
|
|
|
+static const struct of_device_id xilinxfb_of_match[] = {
|
|
|
{ .compatible = "xlnx,xps-tft-1.00.a", },
|
|
|
{ .compatible = "xlnx,xps-tft-2.00.a", },
|
|
|
{ .compatible = "xlnx,xps-tft-2.01.a", },
|