|
@@ -19,10 +19,28 @@
|
|
|
|
|
|
cpu@0 {
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
device_type = "cpu";
|
|
- compatible = "snps,archs38xN";
|
|
|
|
|
|
+ compatible = "snps,archs38";
|
|
reg = <0>;
|
|
reg = <0>;
|
|
clocks = <&core_clk>;
|
|
clocks = <&core_clk>;
|
|
};
|
|
};
|
|
|
|
+ cpu@1 {
|
|
|
|
+ device_type = "cpu";
|
|
|
|
+ compatible = "snps,archs38";
|
|
|
|
+ reg = <1>;
|
|
|
|
+ clocks = <&core_clk>;
|
|
|
|
+ };
|
|
|
|
+ cpu@2 {
|
|
|
|
+ device_type = "cpu";
|
|
|
|
+ compatible = "snps,archs38";
|
|
|
|
+ reg = <2>;
|
|
|
|
+ clocks = <&core_clk>;
|
|
|
|
+ };
|
|
|
|
+ cpu@3 {
|
|
|
|
+ device_type = "cpu";
|
|
|
|
+ compatible = "snps,archs38";
|
|
|
|
+ reg = <3>;
|
|
|
|
+ clocks = <&core_clk>;
|
|
|
|
+ };
|
|
};
|
|
};
|
|
|
|
|
|
/* TIMER0 with interrupt for clockevent */
|
|
/* TIMER0 with interrupt for clockevent */
|