|
@@ -884,6 +884,24 @@ static struct rockchip_mux_route_data rk3228_mux_route_data[] = {
|
|
|
},
|
|
|
};
|
|
|
|
|
|
+static struct rockchip_mux_route_data rk3288_mux_route_data[] = {
|
|
|
+ {
|
|
|
+ /* edphdmi_cecinoutt1 */
|
|
|
+ .bank_num = 7,
|
|
|
+ .pin = 16,
|
|
|
+ .func = 2,
|
|
|
+ .route_offset = 0x264,
|
|
|
+ .route_val = BIT(16 + 12) | BIT(12),
|
|
|
+ }, {
|
|
|
+ /* edphdmi_cecinout */
|
|
|
+ .bank_num = 7,
|
|
|
+ .pin = 23,
|
|
|
+ .func = 4,
|
|
|
+ .route_offset = 0x264,
|
|
|
+ .route_val = BIT(16 + 12),
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
static struct rockchip_mux_route_data rk3328_mux_route_data[] = {
|
|
|
{
|
|
|
/* uart2dbg_rxm0 */
|
|
@@ -3398,6 +3416,8 @@ static struct rockchip_pin_ctrl rk3288_pin_ctrl = {
|
|
|
.type = RK3288,
|
|
|
.grf_mux_offset = 0x0,
|
|
|
.pmu_mux_offset = 0x84,
|
|
|
+ .iomux_routes = rk3288_mux_route_data,
|
|
|
+ .niomux_routes = ARRAY_SIZE(rk3288_mux_route_data),
|
|
|
.pull_calc_reg = rk3288_calc_pull_reg_and_bit,
|
|
|
.drv_calc_reg = rk3288_calc_drv_reg_and_bit,
|
|
|
};
|