|
@@ -104,6 +104,10 @@ Required Properties:
|
|
|
- sclk_decon_tv_vclk_disp
|
|
|
- aclk_disp_333
|
|
|
|
|
|
+ Input clocks for audio clock controller:
|
|
|
+ - oscclk
|
|
|
+ - fout_aud_pll
|
|
|
+
|
|
|
Input clocks for bus0 clock controller:
|
|
|
- aclk_bus0_400
|
|
|
|
|
@@ -297,6 +301,9 @@ Example 2: Examples of clock controller nodes are listed below.
|
|
|
compatible = "samsung,exynos5433-cmu-aud";
|
|
|
reg = <0x114c0000 0x0b04>;
|
|
|
#clock-cells = <1>;
|
|
|
+
|
|
|
+ clock-names = "oscclk", "fout_aud_pll";
|
|
|
+ clocks = <&xxti>, <&cmu_top CLK_FOUT_AUD_PLL>;
|
|
|
};
|
|
|
|
|
|
cmu_bus0: clock-controller@13600000 {
|