|
@@ -60,6 +60,14 @@
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+ clocks {
|
|
|
|
+ sleep_clk: sleep_clk {
|
|
|
|
+ compatible = "fixed-clock";
|
|
|
|
+ clock-frequency = <32768>;
|
|
|
|
+ #clock-cells = <0>;
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+
|
|
soc: soc {
|
|
soc: soc {
|
|
#address-cells = <1>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
#size-cells = <1>;
|
|
@@ -89,10 +97,14 @@
|
|
compatible = "qcom,kpss-timer", "qcom,msm-timer";
|
|
compatible = "qcom,kpss-timer", "qcom,msm-timer";
|
|
interrupts = <1 1 0x301>,
|
|
interrupts = <1 1 0x301>,
|
|
<1 2 0x301>,
|
|
<1 2 0x301>,
|
|
- <1 3 0x301>;
|
|
|
|
|
|
+ <1 3 0x301>,
|
|
|
|
+ <1 4 0x301>,
|
|
|
|
+ <1 5 0x301>;
|
|
reg = <0x0200a000 0x100>;
|
|
reg = <0x0200a000 0x100>;
|
|
clock-frequency = <25000000>,
|
|
clock-frequency = <25000000>,
|
|
<32768>;
|
|
<32768>;
|
|
|
|
+ clocks = <&sleep_clk>;
|
|
|
|
+ clock-names = "sleep";
|
|
cpu-offset = <0x80000>;
|
|
cpu-offset = <0x80000>;
|
|
};
|
|
};
|
|
|
|
|