|
@@ -26,13 +26,14 @@ TCON
|
|
The TCON acts as a timing controller for RGB, LVDS and TV interfaces.
|
|
The TCON acts as a timing controller for RGB, LVDS and TV interfaces.
|
|
|
|
|
|
Required properties:
|
|
Required properties:
|
|
- - compatible: value should be "allwinner,sun5i-a13-tcon".
|
|
|
|
|
|
+ - compatible: value must be either:
|
|
|
|
+ * allwinner,sun5i-a13-tcon
|
|
|
|
+ * allwinner,sun8i-a33-tcon
|
|
- reg: base address and size of memory-mapped region
|
|
- reg: base address and size of memory-mapped region
|
|
- interrupts: interrupt associated to this IP
|
|
- interrupts: interrupt associated to this IP
|
|
- clocks: phandles to the clocks feeding the TCON. Three are needed:
|
|
- clocks: phandles to the clocks feeding the TCON. Three are needed:
|
|
- 'ahb': the interface clocks
|
|
- 'ahb': the interface clocks
|
|
- 'tcon-ch0': The clock driving the TCON channel 0
|
|
- 'tcon-ch0': The clock driving the TCON channel 0
|
|
- - 'tcon-ch1': The clock driving the TCON channel 1
|
|
|
|
- resets: phandles to the reset controllers driving the encoder
|
|
- resets: phandles to the reset controllers driving the encoder
|
|
- "lcd": the reset line for the TCON channel 0
|
|
- "lcd": the reset line for the TCON channel 0
|
|
|
|
|
|
@@ -49,6 +50,9 @@ Required properties:
|
|
second the block connected to the TCON channel 1 (usually the TV
|
|
second the block connected to the TCON channel 1 (usually the TV
|
|
encoder)
|
|
encoder)
|
|
|
|
|
|
|
|
+On the A13, there is one more clock required:
|
|
|
|
+ - 'tcon-ch1': The clock driving the TCON channel 1
|
|
|
|
+
|
|
|
|
|
|
Display Engine Backend
|
|
Display Engine Backend
|
|
----------------------
|
|
----------------------
|
|
@@ -59,6 +63,7 @@ system.
|
|
Required properties:
|
|
Required properties:
|
|
- compatible: value must be one of:
|
|
- compatible: value must be one of:
|
|
* allwinner,sun5i-a13-display-backend
|
|
* allwinner,sun5i-a13-display-backend
|
|
|
|
+ * allwinner,sun8i-a33-display-backend
|
|
- reg: base address and size of the memory-mapped region.
|
|
- reg: base address and size of the memory-mapped region.
|
|
- clocks: phandles to the clocks feeding the frontend and backend
|
|
- clocks: phandles to the clocks feeding the frontend and backend
|
|
* ahb: the backend interface clock
|
|
* ahb: the backend interface clock
|
|
@@ -80,6 +85,7 @@ deinterlacing and color space conversion.
|
|
Required properties:
|
|
Required properties:
|
|
- compatible: value must be one of:
|
|
- compatible: value must be one of:
|
|
* allwinner,sun5i-a13-display-frontend
|
|
* allwinner,sun5i-a13-display-frontend
|
|
|
|
+ * allwinner,sun8i-a33-display-frontend
|
|
- reg: base address and size of the memory-mapped region.
|
|
- reg: base address and size of the memory-mapped region.
|
|
- interrupts: interrupt associated to this IP
|
|
- interrupts: interrupt associated to this IP
|
|
- clocks: phandles to the clocks feeding the frontend and backend
|
|
- clocks: phandles to the clocks feeding the frontend and backend
|
|
@@ -104,6 +110,7 @@ extra node.
|
|
Required properties:
|
|
Required properties:
|
|
- compatible: value must be one of:
|
|
- compatible: value must be one of:
|
|
* allwinner,sun5i-a13-display-engine
|
|
* allwinner,sun5i-a13-display-engine
|
|
|
|
+ * allwinner,sun8i-a33-display-engine
|
|
|
|
|
|
- allwinner,pipelines: list of phandle to the display engine
|
|
- allwinner,pipelines: list of phandle to the display engine
|
|
frontends available.
|
|
frontends available.
|