|
@@ -4075,7 +4075,7 @@ static int ci_enable_uvd_dpm(struct amdgpu_device *adev, bool enable)
|
|
pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
|
|
pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
|
|
}
|
|
}
|
|
} else {
|
|
} else {
|
|
- if (pi->last_mclk_dpm_enable_mask & 0x1) {
|
|
|
|
|
|
+ if (pi->uvd_enabled) {
|
|
pi->uvd_enabled = false;
|
|
pi->uvd_enabled = false;
|
|
pi->dpm_level_enable_mask.mclk_dpm_enable_mask |= 1;
|
|
pi->dpm_level_enable_mask.mclk_dpm_enable_mask |= 1;
|
|
amdgpu_ci_send_msg_to_smc_with_parameter(adev,
|
|
amdgpu_ci_send_msg_to_smc_with_parameter(adev,
|