|
@@ -91,9 +91,9 @@ EXPORT_SYMBOL(clk_put);
|
|
|
|
|
|
int clk_set_rate(struct clk *clk, unsigned long rate)
|
|
|
{
|
|
|
+ struct cpufreq_frequency_table *pos;
|
|
|
int ret = 0;
|
|
|
int regval;
|
|
|
- int i;
|
|
|
|
|
|
if (likely(clk->ops && clk->ops->set_rate)) {
|
|
|
unsigned long flags;
|
|
@@ -106,22 +106,16 @@ int clk_set_rate(struct clk *clk, unsigned long rate)
|
|
|
if (unlikely(clk->flags & CLK_RATE_PROPAGATES))
|
|
|
propagate_rate(clk);
|
|
|
|
|
|
- for (i = 0; loongson2_clockmod_table[i].frequency != CPUFREQ_TABLE_END;
|
|
|
- i++) {
|
|
|
- if (loongson2_clockmod_table[i].frequency ==
|
|
|
- CPUFREQ_ENTRY_INVALID)
|
|
|
- continue;
|
|
|
- if (rate == loongson2_clockmod_table[i].frequency)
|
|
|
+ cpufreq_for_each_valid_entry(pos, loongson2_clockmod_table)
|
|
|
+ if (rate == pos->frequency)
|
|
|
break;
|
|
|
- }
|
|
|
- if (rate != loongson2_clockmod_table[i].frequency)
|
|
|
+ if (rate != pos->frequency)
|
|
|
return -ENOTSUPP;
|
|
|
|
|
|
clk->rate = rate;
|
|
|
|
|
|
regval = LOONGSON_CHIPCFG0;
|
|
|
- regval = (regval & ~0x7) |
|
|
|
- (loongson2_clockmod_table[i].driver_data - 1);
|
|
|
+ regval = (regval & ~0x7) | (pos->driver_data - 1);
|
|
|
LOONGSON_CHIPCFG0 = regval;
|
|
|
|
|
|
return ret;
|