|
@@ -3225,13 +3225,19 @@ void r100_bandwidth_update(struct radeon_device *rdev)
|
|
|
radeon_update_display_priority(rdev);
|
|
|
|
|
|
if (rdev->mode_info.crtcs[0]->base.enabled) {
|
|
|
+ const struct drm_framebuffer *fb =
|
|
|
+ rdev->mode_info.crtcs[0]->base.primary->fb;
|
|
|
+
|
|
|
mode1 = &rdev->mode_info.crtcs[0]->base.mode;
|
|
|
- pixel_bytes1 = rdev->mode_info.crtcs[0]->base.primary->fb->bits_per_pixel / 8;
|
|
|
+ pixel_bytes1 = fb->bits_per_pixel / 8;
|
|
|
}
|
|
|
if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
|
|
|
if (rdev->mode_info.crtcs[1]->base.enabled) {
|
|
|
+ const struct drm_framebuffer *fb =
|
|
|
+ rdev->mode_info.crtcs[1]->base.primary->fb;
|
|
|
+
|
|
|
mode2 = &rdev->mode_info.crtcs[1]->base.mode;
|
|
|
- pixel_bytes2 = rdev->mode_info.crtcs[1]->base.primary->fb->bits_per_pixel / 8;
|
|
|
+ pixel_bytes2 = fb->bits_per_pixel / 8;
|
|
|
}
|
|
|
}
|
|
|
|