|
@@ -2256,8 +2256,59 @@ static const struct tegra_dc_soc_info tegra186_dc_soc_info = {
|
|
|
.num_wgrps = ARRAY_SIZE(tegra186_dc_wgrps),
|
|
|
};
|
|
|
|
|
|
+static const struct tegra_windowgroup_soc tegra194_dc_wgrps[] = {
|
|
|
+ {
|
|
|
+ .index = 0,
|
|
|
+ .dc = 0,
|
|
|
+ .windows = (const unsigned int[]) { 0 },
|
|
|
+ .num_windows = 1,
|
|
|
+ }, {
|
|
|
+ .index = 1,
|
|
|
+ .dc = 1,
|
|
|
+ .windows = (const unsigned int[]) { 1 },
|
|
|
+ .num_windows = 1,
|
|
|
+ }, {
|
|
|
+ .index = 2,
|
|
|
+ .dc = 1,
|
|
|
+ .windows = (const unsigned int[]) { 2 },
|
|
|
+ .num_windows = 1,
|
|
|
+ }, {
|
|
|
+ .index = 3,
|
|
|
+ .dc = 2,
|
|
|
+ .windows = (const unsigned int[]) { 3 },
|
|
|
+ .num_windows = 1,
|
|
|
+ }, {
|
|
|
+ .index = 4,
|
|
|
+ .dc = 2,
|
|
|
+ .windows = (const unsigned int[]) { 4 },
|
|
|
+ .num_windows = 1,
|
|
|
+ }, {
|
|
|
+ .index = 5,
|
|
|
+ .dc = 2,
|
|
|
+ .windows = (const unsigned int[]) { 5 },
|
|
|
+ .num_windows = 1,
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+static const struct tegra_dc_soc_info tegra194_dc_soc_info = {
|
|
|
+ .supports_background_color = true,
|
|
|
+ .supports_interlacing = true,
|
|
|
+ .supports_cursor = true,
|
|
|
+ .supports_block_linear = true,
|
|
|
+ .has_legacy_blending = false,
|
|
|
+ .pitch_align = 64,
|
|
|
+ .has_powergate = false,
|
|
|
+ .coupled_pm = false,
|
|
|
+ .has_nvdisplay = true,
|
|
|
+ .wgrps = tegra194_dc_wgrps,
|
|
|
+ .num_wgrps = ARRAY_SIZE(tegra194_dc_wgrps),
|
|
|
+};
|
|
|
+
|
|
|
static const struct of_device_id tegra_dc_of_match[] = {
|
|
|
{
|
|
|
+ .compatible = "nvidia,tegra194-dc",
|
|
|
+ .data = &tegra194_dc_soc_info,
|
|
|
+ }, {
|
|
|
.compatible = "nvidia,tegra186-dc",
|
|
|
.data = &tegra186_dc_soc_info,
|
|
|
}, {
|