|
@@ -10,12 +10,10 @@
|
|
#include <asm/barrier.h>
|
|
#include <asm/barrier.h>
|
|
|
|
|
|
#if defined(__i386__)
|
|
#if defined(__i386__)
|
|
-#define cpu_relax() asm volatile("rep; nop" ::: "memory");
|
|
|
|
#define CPUINFO_PROC {"model name"}
|
|
#define CPUINFO_PROC {"model name"}
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#if defined(__x86_64__)
|
|
#if defined(__x86_64__)
|
|
-#define cpu_relax() asm volatile("rep; nop" ::: "memory");
|
|
|
|
#define CPUINFO_PROC {"model name"}
|
|
#define CPUINFO_PROC {"model name"}
|
|
#endif
|
|
#endif
|
|
|
|
|
|
@@ -44,7 +42,6 @@
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#ifdef __ia64__
|
|
#ifdef __ia64__
|
|
-#define cpu_relax() asm volatile ("hint @pause" ::: "memory")
|
|
|
|
#define CPUINFO_PROC {"model name"}
|
|
#define CPUINFO_PROC {"model name"}
|
|
#endif
|
|
#endif
|
|
|
|
|
|
@@ -53,7 +50,6 @@
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#ifdef __aarch64__
|
|
#ifdef __aarch64__
|
|
-#define cpu_relax() asm volatile("yield" ::: "memory")
|
|
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#ifdef __mips__
|
|
#ifdef __mips__
|
|
@@ -73,14 +69,9 @@
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#ifdef __tile__
|
|
#ifdef __tile__
|
|
-#define cpu_relax() asm volatile ("mfspr zero, PASS" ::: "memory")
|
|
|
|
#define CPUINFO_PROC {"model name"}
|
|
#define CPUINFO_PROC {"model name"}
|
|
#endif
|
|
#endif
|
|
|
|
|
|
-#ifndef cpu_relax
|
|
|
|
-#define cpu_relax() barrier()
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
static inline int
|
|
static inline int
|
|
sys_perf_event_open(struct perf_event_attr *attr,
|
|
sys_perf_event_open(struct perf_event_attr *attr,
|
|
pid_t pid, int cpu, int group_fd,
|
|
pid_t pid, int cpu, int group_fd,
|