|
@@ -142,6 +142,9 @@ struct plx_pci_card {
|
|
#define CTI_PCI_VENDOR_ID 0x12c4
|
|
#define CTI_PCI_VENDOR_ID 0x12c4
|
|
#define CTI_PCI_DEVICE_ID_CRG001 0x0900
|
|
#define CTI_PCI_DEVICE_ID_CRG001 0x0900
|
|
|
|
|
|
|
|
+#define MOXA_PCI_VENDOR_ID 0x1393
|
|
|
|
+#define MOXA_PCI_DEVICE_ID 0x0100
|
|
|
|
+
|
|
static void plx_pci_reset_common(struct pci_dev *pdev);
|
|
static void plx_pci_reset_common(struct pci_dev *pdev);
|
|
static void plx9056_pci_reset_common(struct pci_dev *pdev);
|
|
static void plx9056_pci_reset_common(struct pci_dev *pdev);
|
|
static void plx_pci_reset_marathon_pci(struct pci_dev *pdev);
|
|
static void plx_pci_reset_marathon_pci(struct pci_dev *pdev);
|
|
@@ -258,6 +261,14 @@ static struct plx_pci_card_info plx_pci_card_info_elcus = {
|
|
/* based on PLX9030 */
|
|
/* based on PLX9030 */
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+static struct plx_pci_card_info plx_pci_card_info_moxa = {
|
|
|
|
+ "MOXA", 2,
|
|
|
|
+ PLX_PCI_CAN_CLOCK, PLX_PCI_OCR, PLX_PCI_CDR,
|
|
|
|
+ {0, 0x00, 0x00}, { {0, 0x00, 0x80}, {1, 0x00, 0x80} },
|
|
|
|
+ &plx_pci_reset_common
|
|
|
|
+ /* based on PLX9052 */
|
|
|
|
+};
|
|
|
|
+
|
|
static const struct pci_device_id plx_pci_tbl[] = {
|
|
static const struct pci_device_id plx_pci_tbl[] = {
|
|
{
|
|
{
|
|
/* Adlink PCI-7841/cPCI-7841 */
|
|
/* Adlink PCI-7841/cPCI-7841 */
|
|
@@ -357,6 +368,13 @@ static const struct pci_device_id plx_pci_tbl[] = {
|
|
0, 0,
|
|
0, 0,
|
|
(kernel_ulong_t)&plx_pci_card_info_elcus
|
|
(kernel_ulong_t)&plx_pci_card_info_elcus
|
|
},
|
|
},
|
|
|
|
+ {
|
|
|
|
+ /* moxa */
|
|
|
|
+ MOXA_PCI_VENDOR_ID, MOXA_PCI_DEVICE_ID,
|
|
|
|
+ PCI_ANY_ID, PCI_ANY_ID,
|
|
|
|
+ 0, 0,
|
|
|
|
+ (kernel_ulong_t)&plx_pci_card_info_moxa
|
|
|
|
+ },
|
|
{ 0,}
|
|
{ 0,}
|
|
};
|
|
};
|
|
MODULE_DEVICE_TABLE(pci, plx_pci_tbl);
|
|
MODULE_DEVICE_TABLE(pci, plx_pci_tbl);
|