|
@@ -470,14 +470,14 @@ static int dw_mipi_dsi_phy_init(struct dw_mipi_dsi *dsi)
|
|
|
PHY_UNRSTZ | PHY_UNSHUTDOWNZ);
|
|
|
|
|
|
|
|
|
- ret = readx_poll_timeout(readl, dsi->base + DSI_PHY_STATUS,
|
|
|
+ ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS,
|
|
|
val, val & LOCK, 1000, PHY_STATUS_TIMEOUT_US);
|
|
|
if (ret < 0) {
|
|
|
dev_err(dsi->dev, "failed to wait for phy lock state\n");
|
|
|
return ret;
|
|
|
}
|
|
|
|
|
|
- ret = readx_poll_timeout(readl, dsi->base + DSI_PHY_STATUS,
|
|
|
+ ret = readl_poll_timeout(dsi->base + DSI_PHY_STATUS,
|
|
|
val, val & STOP_STATE_CLK_LANE, 1000,
|
|
|
PHY_STATUS_TIMEOUT_US);
|
|
|
if (ret < 0) {
|
|
@@ -604,7 +604,7 @@ static int dw_mipi_dsi_gen_pkt_hdr_write(struct dw_mipi_dsi *dsi, u32 hdr_val)
|
|
|
int ret;
|
|
|
u32 val, mask;
|
|
|
|
|
|
- ret = readx_poll_timeout(readl, dsi->base + DSI_CMD_PKT_STATUS,
|
|
|
+ ret = readl_poll_timeout(dsi->base + DSI_CMD_PKT_STATUS,
|
|
|
val, !(val & GEN_CMD_FULL), 1000,
|
|
|
CMD_PKT_STATUS_TIMEOUT_US);
|
|
|
if (ret < 0) {
|
|
@@ -615,7 +615,7 @@ static int dw_mipi_dsi_gen_pkt_hdr_write(struct dw_mipi_dsi *dsi, u32 hdr_val)
|
|
|
dsi_write(dsi, DSI_GEN_HDR, hdr_val);
|
|
|
|
|
|
mask = GEN_CMD_EMPTY | GEN_PLD_W_EMPTY;
|
|
|
- ret = readx_poll_timeout(readl, dsi->base + DSI_CMD_PKT_STATUS,
|
|
|
+ ret = readl_poll_timeout(dsi->base + DSI_CMD_PKT_STATUS,
|
|
|
val, (val & mask) == mask,
|
|
|
1000, CMD_PKT_STATUS_TIMEOUT_US);
|
|
|
if (ret < 0) {
|
|
@@ -676,7 +676,7 @@ static int dw_mipi_dsi_dcs_long_write(struct dw_mipi_dsi *dsi,
|
|
|
len -= pld_data_bytes;
|
|
|
}
|
|
|
|
|
|
- ret = readx_poll_timeout(readl, dsi->base + DSI_CMD_PKT_STATUS,
|
|
|
+ ret = readl_poll_timeout(dsi->base + DSI_CMD_PKT_STATUS,
|
|
|
val, !(val & GEN_PLD_W_FULL), 1000,
|
|
|
CMD_PKT_STATUS_TIMEOUT_US);
|
|
|
if (ret < 0) {
|