|
@@ -407,6 +407,16 @@ static void dwmac4_enable_tso(void __iomem *ioaddr, bool en, u32 chan)
|
|
|
}
|
|
|
}
|
|
|
|
|
|
+static void dwmac4_set_bfsize(void __iomem *ioaddr, int bfsize, u32 chan)
|
|
|
+{
|
|
|
+ u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan));
|
|
|
+
|
|
|
+ value &= ~DMA_RBSZ_MASK;
|
|
|
+ value |= (bfsize << DMA_RBSZ_SHIFT) & DMA_RBSZ_MASK;
|
|
|
+
|
|
|
+ writel(value, ioaddr + DMA_CHAN_RX_CONTROL(chan));
|
|
|
+}
|
|
|
+
|
|
|
const struct stmmac_dma_ops dwmac4_dma_ops = {
|
|
|
.reset = dwmac4_dma_reset,
|
|
|
.init = dwmac4_dma_init,
|
|
@@ -431,6 +441,7 @@ const struct stmmac_dma_ops dwmac4_dma_ops = {
|
|
|
.set_rx_tail_ptr = dwmac4_set_rx_tail_ptr,
|
|
|
.set_tx_tail_ptr = dwmac4_set_tx_tail_ptr,
|
|
|
.enable_tso = dwmac4_enable_tso,
|
|
|
+ .set_bfsize = dwmac4_set_bfsize,
|
|
|
};
|
|
|
|
|
|
const struct stmmac_dma_ops dwmac410_dma_ops = {
|
|
@@ -457,4 +468,5 @@ const struct stmmac_dma_ops dwmac410_dma_ops = {
|
|
|
.set_rx_tail_ptr = dwmac4_set_rx_tail_ptr,
|
|
|
.set_tx_tail_ptr = dwmac4_set_tx_tail_ptr,
|
|
|
.enable_tso = dwmac4_enable_tso,
|
|
|
+ .set_bfsize = dwmac4_set_bfsize,
|
|
|
};
|