|
@@ -240,6 +240,12 @@
|
|
|
pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
|
|
|
pinctrl-0 = <&sdmmc1_3v3>;
|
|
|
pinctrl-1 = <&sdmmc1_1v8>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x06>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x07>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-sdr104 = <0x03>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-sdr104 = <0x05>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -254,6 +260,10 @@
|
|
|
pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
|
|
|
pinctrl-0 = <&sdmmc2_3v3>;
|
|
|
pinctrl-1 = <&sdmmc2_1v8>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x06>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x07>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -268,6 +278,12 @@
|
|
|
pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
|
|
|
pinctrl-0 = <&sdmmc3_3v3>;
|
|
|
pinctrl-1 = <&sdmmc3_1v8>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-1v8 = <0x00>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-1v8 = <0x7a>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x06>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x07>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -279,6 +295,10 @@
|
|
|
clock-names = "sdhci";
|
|
|
resets = <&bpmp TEGRA186_RESET_SDMMC4>;
|
|
|
reset-names = "sdhci";
|
|
|
+ nvidia,pad-autocal-pull-up-offset-hs400 = <0x05>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-hs400 = <0x05>;
|
|
|
+ nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x0a>;
|
|
|
+ nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x0a>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|