|
@@ -861,7 +861,9 @@ static struct irq_chip gic_chip = {
|
|
|
.irq_set_affinity = gic_set_affinity,
|
|
|
.irq_get_irqchip_state = gic_irq_get_irqchip_state,
|
|
|
.irq_set_irqchip_state = gic_irq_set_irqchip_state,
|
|
|
- .flags = IRQCHIP_SET_TYPE_MASKED,
|
|
|
+ .flags = IRQCHIP_SET_TYPE_MASKED |
|
|
|
+ IRQCHIP_SKIP_SET_WAKE |
|
|
|
+ IRQCHIP_MASK_ON_SUSPEND,
|
|
|
};
|
|
|
|
|
|
static struct irq_chip gic_eoimode1_chip = {
|
|
@@ -874,7 +876,9 @@ static struct irq_chip gic_eoimode1_chip = {
|
|
|
.irq_get_irqchip_state = gic_irq_get_irqchip_state,
|
|
|
.irq_set_irqchip_state = gic_irq_set_irqchip_state,
|
|
|
.irq_set_vcpu_affinity = gic_irq_set_vcpu_affinity,
|
|
|
- .flags = IRQCHIP_SET_TYPE_MASKED,
|
|
|
+ .flags = IRQCHIP_SET_TYPE_MASKED |
|
|
|
+ IRQCHIP_SKIP_SET_WAKE |
|
|
|
+ IRQCHIP_MASK_ON_SUSPEND,
|
|
|
};
|
|
|
|
|
|
#define GIC_ID_NR (1U << GICD_TYPER_ID_BITS(gic_data.rdists.gicd_typer))
|