|
@@ -72,27 +72,6 @@ static inline u32 am33xx_cm_rmw_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx)
|
|
|
return v;
|
|
|
}
|
|
|
|
|
|
-static inline u32 am33xx_cm_set_reg_bits(u32 bits, s16 inst, s16 idx)
|
|
|
-{
|
|
|
- return am33xx_cm_rmw_reg_bits(bits, bits, inst, idx);
|
|
|
-}
|
|
|
-
|
|
|
-static inline u32 am33xx_cm_clear_reg_bits(u32 bits, s16 inst, s16 idx)
|
|
|
-{
|
|
|
- return am33xx_cm_rmw_reg_bits(bits, 0x0, inst, idx);
|
|
|
-}
|
|
|
-
|
|
|
-static inline u32 am33xx_cm_read_reg_bits(u16 inst, s16 idx, u32 mask)
|
|
|
-{
|
|
|
- u32 v;
|
|
|
-
|
|
|
- v = am33xx_cm_read_reg(inst, idx);
|
|
|
- v &= mask;
|
|
|
- v >>= __ffs(mask);
|
|
|
-
|
|
|
- return v;
|
|
|
-}
|
|
|
-
|
|
|
/**
|
|
|
* _clkctrl_idlest - read a CM_*_CLKCTRL register; mask & shift IDLEST bitfield
|
|
|
* @inst: CM instance register offset (*_INST macro)
|