|
@@ -5956,25 +5956,23 @@ void intel_init_pm(struct drm_device *dev)
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
|
|
|
|
if (I915_HAS_FBC(dev)) {
|
|
|
- if (HAS_PCH_SPLIT(dev)) {
|
|
|
+ if (INTEL_INFO(dev)->gen >= 7) {
|
|
|
dev_priv->display.fbc_enabled = ironlake_fbc_enabled;
|
|
|
- if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
|
|
|
- dev_priv->display.enable_fbc =
|
|
|
- gen7_enable_fbc;
|
|
|
- else
|
|
|
- dev_priv->display.enable_fbc =
|
|
|
- ironlake_enable_fbc;
|
|
|
+ dev_priv->display.enable_fbc = gen7_enable_fbc;
|
|
|
+ dev_priv->display.disable_fbc = ironlake_disable_fbc;
|
|
|
+ } else if (INTEL_INFO(dev)->gen >= 5) {
|
|
|
+ dev_priv->display.fbc_enabled = ironlake_fbc_enabled;
|
|
|
+ dev_priv->display.enable_fbc = ironlake_enable_fbc;
|
|
|
dev_priv->display.disable_fbc = ironlake_disable_fbc;
|
|
|
} else if (IS_GM45(dev)) {
|
|
|
dev_priv->display.fbc_enabled = g4x_fbc_enabled;
|
|
|
dev_priv->display.enable_fbc = g4x_enable_fbc;
|
|
|
dev_priv->display.disable_fbc = g4x_disable_fbc;
|
|
|
- } else if (IS_CRESTLINE(dev)) {
|
|
|
+ } else {
|
|
|
dev_priv->display.fbc_enabled = i8xx_fbc_enabled;
|
|
|
dev_priv->display.enable_fbc = i8xx_enable_fbc;
|
|
|
dev_priv->display.disable_fbc = i8xx_disable_fbc;
|
|
|
}
|
|
|
- /* 855GM needs testing */
|
|
|
}
|
|
|
|
|
|
/* For cxsr */
|