|
@@ -735,14 +735,12 @@ static int __cxio_tpt_op(struct cxio_rdev *rdev_p, u32 reset_tpt_entry,
|
|
((perm & TPT_MW_BIND) ? F_TPT_MW_BIND_ENABLE : 0) |
|
|
((perm & TPT_MW_BIND) ? F_TPT_MW_BIND_ENABLE : 0) |
|
|
V_TPT_ADDR_TYPE((zbva ? TPT_ZBTO : TPT_VATO)) |
|
|
V_TPT_ADDR_TYPE((zbva ? TPT_ZBTO : TPT_VATO)) |
|
|
V_TPT_PAGE_SIZE(page_size));
|
|
V_TPT_PAGE_SIZE(page_size));
|
|
- tpt.rsvd_pbl_addr = reset_tpt_entry ? 0 :
|
|
|
|
- cpu_to_be32(V_TPT_PBL_ADDR(PBL_OFF(rdev_p, pbl_addr)>>3));
|
|
|
|
|
|
+ tpt.rsvd_pbl_addr = cpu_to_be32(V_TPT_PBL_ADDR(PBL_OFF(rdev_p, pbl_addr)>>3));
|
|
tpt.len = cpu_to_be32(len);
|
|
tpt.len = cpu_to_be32(len);
|
|
tpt.va_hi = cpu_to_be32((u32) (to >> 32));
|
|
tpt.va_hi = cpu_to_be32((u32) (to >> 32));
|
|
tpt.va_low_or_fbo = cpu_to_be32((u32) (to & 0xFFFFFFFFULL));
|
|
tpt.va_low_or_fbo = cpu_to_be32((u32) (to & 0xFFFFFFFFULL));
|
|
tpt.rsvd_bind_cnt_or_pstag = 0;
|
|
tpt.rsvd_bind_cnt_or_pstag = 0;
|
|
- tpt.rsvd_pbl_size = reset_tpt_entry ? 0 :
|
|
|
|
- cpu_to_be32(V_TPT_PBL_SIZE(pbl_size >> 2));
|
|
|
|
|
|
+ tpt.rsvd_pbl_size = cpu_to_be32(V_TPT_PBL_SIZE(pbl_size >> 2));
|
|
}
|
|
}
|
|
err = cxio_hal_ctrl_qp_write_mem(rdev_p,
|
|
err = cxio_hal_ctrl_qp_write_mem(rdev_p,
|
|
stag_idx +
|
|
stag_idx +
|