|
@@ -600,6 +600,96 @@
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+ vsp1@fe920000 {
|
|
|
|
+ compatible = "renesas,vsp1";
|
|
|
|
+ reg = <0 0xfe920000 0 0x8000>;
|
|
|
|
+ interrupts = <0 266 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
+ clocks = <&mstp1_clks R8A7790_CLK_VSP1_R>;
|
|
|
|
+
|
|
|
|
+ renesas,has-sru;
|
|
|
|
+ renesas,#rpf = <5>;
|
|
|
|
+ renesas,#uds = <1>;
|
|
|
|
+ renesas,#wpf = <4>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ vsp1@fe928000 {
|
|
|
|
+ compatible = "renesas,vsp1";
|
|
|
|
+ reg = <0 0xfe928000 0 0x8000>;
|
|
|
|
+ interrupts = <0 267 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
+ clocks = <&mstp1_clks R8A7790_CLK_VSP1_S>;
|
|
|
|
+
|
|
|
|
+ renesas,has-lut;
|
|
|
|
+ renesas,has-sru;
|
|
|
|
+ renesas,#rpf = <5>;
|
|
|
|
+ renesas,#uds = <3>;
|
|
|
|
+ renesas,#wpf = <4>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ vsp1@fe930000 {
|
|
|
|
+ compatible = "renesas,vsp1";
|
|
|
|
+ reg = <0 0xfe930000 0 0x8000>;
|
|
|
|
+ interrupts = <0 246 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
+ clocks = <&mstp1_clks R8A7790_CLK_VSP1_DU0>;
|
|
|
|
+
|
|
|
|
+ renesas,has-lif;
|
|
|
|
+ renesas,has-lut;
|
|
|
|
+ renesas,#rpf = <4>;
|
|
|
|
+ renesas,#uds = <1>;
|
|
|
|
+ renesas,#wpf = <4>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ vsp1@fe938000 {
|
|
|
|
+ compatible = "renesas,vsp1";
|
|
|
|
+ reg = <0 0xfe938000 0 0x8000>;
|
|
|
|
+ interrupts = <0 247 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
+ clocks = <&mstp1_clks R8A7790_CLK_VSP1_DU1>;
|
|
|
|
+
|
|
|
|
+ renesas,has-lif;
|
|
|
|
+ renesas,has-lut;
|
|
|
|
+ renesas,#rpf = <4>;
|
|
|
|
+ renesas,#uds = <1>;
|
|
|
|
+ renesas,#wpf = <4>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ du: display@feb00000 {
|
|
|
|
+ compatible = "renesas,du-r8a7790";
|
|
|
|
+ reg = <0 0xfeb00000 0 0x70000>,
|
|
|
|
+ <0 0xfeb90000 0 0x1c>,
|
|
|
|
+ <0 0xfeb94000 0 0x1c>;
|
|
|
|
+ reg-names = "du", "lvds.0", "lvds.1";
|
|
|
|
+ interrupts = <0 256 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
+ <0 268 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
+ <0 269 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
+ clocks = <&mstp7_clks R8A7790_CLK_DU0>,
|
|
|
|
+ <&mstp7_clks R8A7790_CLK_DU1>,
|
|
|
|
+ <&mstp7_clks R8A7790_CLK_DU2>,
|
|
|
|
+ <&mstp7_clks R8A7790_CLK_LVDS0>,
|
|
|
|
+ <&mstp7_clks R8A7790_CLK_LVDS1>;
|
|
|
|
+ clock-names = "du.0", "du.1", "du.2", "lvds.0", "lvds.1";
|
|
|
|
+ status = "disabled";
|
|
|
|
+
|
|
|
|
+ ports {
|
|
|
|
+ #address-cells = <1>;
|
|
|
|
+ #size-cells = <0>;
|
|
|
|
+
|
|
|
|
+ port@0 {
|
|
|
|
+ reg = <0>;
|
|
|
|
+ du_out_rgb: endpoint {
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+ port@1 {
|
|
|
|
+ reg = <1>;
|
|
|
|
+ du_out_lvds0: endpoint {
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+ port@2 {
|
|
|
|
+ reg = <2>;
|
|
|
|
+ du_out_lvds1: endpoint {
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+ };
|
|
|
|
+
|
|
clocks {
|
|
clocks {
|
|
#address-cells = <2>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
#size-cells = <2>;
|