|
@@ -20,11 +20,6 @@
|
|
#define FSL_UTMI_PHY_DLY 10 /*As per P1010RM, delay for UTMI
|
|
#define FSL_UTMI_PHY_DLY 10 /*As per P1010RM, delay for UTMI
|
|
PHY CLK to become stable - 10ms*/
|
|
PHY CLK to become stable - 10ms*/
|
|
#define FSL_USB_PHY_CLK_TIMEOUT 10000 /* uSec */
|
|
#define FSL_USB_PHY_CLK_TIMEOUT 10000 /* uSec */
|
|
-#define FSL_USB_VER_OLD 0
|
|
|
|
-#define FSL_USB_VER_1_6 1
|
|
|
|
-#define FSL_USB_VER_2_2 2
|
|
|
|
-#define FSL_USB_VER_2_4 3
|
|
|
|
-#define FSL_USB_VER_2_5 4
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/types.h>
|
|
|
|
|
|
@@ -52,6 +47,15 @@
|
|
*
|
|
*
|
|
*/
|
|
*/
|
|
|
|
|
|
|
|
+enum fsl_usb2_controller_ver {
|
|
|
|
+ FSL_USB_VER_NONE = -1,
|
|
|
|
+ FSL_USB_VER_OLD = 0,
|
|
|
|
+ FSL_USB_VER_1_6 = 1,
|
|
|
|
+ FSL_USB_VER_2_2 = 2,
|
|
|
|
+ FSL_USB_VER_2_4 = 3,
|
|
|
|
+ FSL_USB_VER_2_5 = 4,
|
|
|
|
+};
|
|
|
|
+
|
|
enum fsl_usb2_operating_modes {
|
|
enum fsl_usb2_operating_modes {
|
|
FSL_USB2_MPH_HOST,
|
|
FSL_USB2_MPH_HOST,
|
|
FSL_USB2_DR_HOST,
|
|
FSL_USB2_DR_HOST,
|
|
@@ -72,7 +76,7 @@ struct platform_device;
|
|
|
|
|
|
struct fsl_usb2_platform_data {
|
|
struct fsl_usb2_platform_data {
|
|
/* board specific information */
|
|
/* board specific information */
|
|
- int controller_ver;
|
|
|
|
|
|
+ enum fsl_usb2_controller_ver controller_ver;
|
|
enum fsl_usb2_operating_modes operating_mode;
|
|
enum fsl_usb2_operating_modes operating_mode;
|
|
enum fsl_usb2_phy_modes phy_mode;
|
|
enum fsl_usb2_phy_modes phy_mode;
|
|
unsigned int port_enables;
|
|
unsigned int port_enables;
|