|
@@ -107,7 +107,7 @@ int radeon_get_monitor_bpc(struct drm_connector *connector)
|
|
case DRM_MODE_CONNECTOR_DVII:
|
|
case DRM_MODE_CONNECTOR_DVII:
|
|
case DRM_MODE_CONNECTOR_HDMIB:
|
|
case DRM_MODE_CONNECTOR_HDMIB:
|
|
if (radeon_connector->use_digital) {
|
|
if (radeon_connector->use_digital) {
|
|
- if (drm_detect_hdmi_monitor(radeon_connector->edid)) {
|
|
|
|
|
|
+ if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
|
|
if (connector->display_info.bpc)
|
|
if (connector->display_info.bpc)
|
|
bpc = connector->display_info.bpc;
|
|
bpc = connector->display_info.bpc;
|
|
}
|
|
}
|
|
@@ -115,7 +115,7 @@ int radeon_get_monitor_bpc(struct drm_connector *connector)
|
|
break;
|
|
break;
|
|
case DRM_MODE_CONNECTOR_DVID:
|
|
case DRM_MODE_CONNECTOR_DVID:
|
|
case DRM_MODE_CONNECTOR_HDMIA:
|
|
case DRM_MODE_CONNECTOR_HDMIA:
|
|
- if (drm_detect_hdmi_monitor(radeon_connector->edid)) {
|
|
|
|
|
|
+ if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
|
|
if (connector->display_info.bpc)
|
|
if (connector->display_info.bpc)
|
|
bpc = connector->display_info.bpc;
|
|
bpc = connector->display_info.bpc;
|
|
}
|
|
}
|
|
@@ -124,7 +124,7 @@ int radeon_get_monitor_bpc(struct drm_connector *connector)
|
|
dig_connector = radeon_connector->con_priv;
|
|
dig_connector = radeon_connector->con_priv;
|
|
if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
|
|
if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
|
|
(dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) ||
|
|
(dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) ||
|
|
- drm_detect_hdmi_monitor(radeon_connector->edid)) {
|
|
|
|
|
|
+ drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
|
|
if (connector->display_info.bpc)
|
|
if (connector->display_info.bpc)
|
|
bpc = connector->display_info.bpc;
|
|
bpc = connector->display_info.bpc;
|
|
}
|
|
}
|
|
@@ -148,7 +148,7 @@ int radeon_get_monitor_bpc(struct drm_connector *connector)
|
|
break;
|
|
break;
|
|
}
|
|
}
|
|
|
|
|
|
- if (drm_detect_hdmi_monitor(radeon_connector->edid)) {
|
|
|
|
|
|
+ if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
|
|
/* hdmi deep color only implemented on DCE4+ */
|
|
/* hdmi deep color only implemented on DCE4+ */
|
|
if ((bpc > 8) && !ASIC_IS_DCE4(rdev)) {
|
|
if ((bpc > 8) && !ASIC_IS_DCE4(rdev)) {
|
|
DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 8 bpc.\n",
|
|
DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 8 bpc.\n",
|
|
@@ -262,6 +262,21 @@ static struct drm_encoder *radeon_find_encoder(struct drm_connector *connector,
|
|
return NULL;
|
|
return NULL;
|
|
}
|
|
}
|
|
|
|
|
|
|
|
+struct edid *radeon_connector_edid(struct drm_connector *connector)
|
|
|
|
+{
|
|
|
|
+ struct radeon_connector *radeon_connector = to_radeon_connector(connector);
|
|
|
|
+ struct drm_property_blob *edid_blob = connector->edid_blob_ptr;
|
|
|
|
+
|
|
|
|
+ if (radeon_connector->edid) {
|
|
|
|
+ return radeon_connector->edid;
|
|
|
|
+ } else if (edid_blob) {
|
|
|
|
+ struct edid *edid = kmemdup(edid_blob->data, edid_blob->length, GFP_KERNEL);
|
|
|
|
+ if (edid)
|
|
|
|
+ radeon_connector->edid = edid;
|
|
|
|
+ }
|
|
|
|
+ return radeon_connector->edid;
|
|
|
|
+}
|
|
|
|
+
|
|
static void radeon_connector_get_edid(struct drm_connector *connector)
|
|
static void radeon_connector_get_edid(struct drm_connector *connector)
|
|
{
|
|
{
|
|
struct drm_device *dev = connector->dev;
|
|
struct drm_device *dev = connector->dev;
|
|
@@ -1366,7 +1381,7 @@ static int radeon_dvi_mode_valid(struct drm_connector *connector,
|
|
(radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D) ||
|
|
(radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D) ||
|
|
(radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_HDMI_TYPE_B))
|
|
(radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_HDMI_TYPE_B))
|
|
return MODE_OK;
|
|
return MODE_OK;
|
|
- else if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector->edid)) {
|
|
|
|
|
|
+ else if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
|
|
/* HDMI 1.3+ supports max clock of 340 Mhz */
|
|
/* HDMI 1.3+ supports max clock of 340 Mhz */
|
|
if (mode->clock > 340000)
|
|
if (mode->clock > 340000)
|
|
return MODE_CLOCK_HIGH;
|
|
return MODE_CLOCK_HIGH;
|
|
@@ -1660,7 +1675,7 @@ static int radeon_dp_mode_valid(struct drm_connector *connector,
|
|
(radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) {
|
|
(radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) {
|
|
return radeon_dp_mode_valid_helper(connector, mode);
|
|
return radeon_dp_mode_valid_helper(connector, mode);
|
|
} else {
|
|
} else {
|
|
- if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector->edid)) {
|
|
|
|
|
|
+ if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
|
|
/* HDMI 1.3+ supports max clock of 340 Mhz */
|
|
/* HDMI 1.3+ supports max clock of 340 Mhz */
|
|
if (mode->clock > 340000)
|
|
if (mode->clock > 340000)
|
|
return MODE_CLOCK_HIGH;
|
|
return MODE_CLOCK_HIGH;
|