|
@@ -222,6 +222,7 @@ static const u64 disable_map[] = {
|
|
[NVDEV_SUBDEV_VOLT] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_SUBDEV_VOLT] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_SUBDEV_THERM] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_SUBDEV_THERM] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_SUBDEV_PWR] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_SUBDEV_PWR] = NV_DEVICE_V0_DISABLE_CORE,
|
|
|
|
+ [NVDEV_SUBDEV_FUSE] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_ENGINE_DMAOBJ] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_ENGINE_DMAOBJ] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_ENGINE_PERFMON] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_ENGINE_PERFMON] = NV_DEVICE_V0_DISABLE_CORE,
|
|
[NVDEV_ENGINE_FIFO] = NV_DEVICE_V0_DISABLE_FIFO,
|
|
[NVDEV_ENGINE_FIFO] = NV_DEVICE_V0_DISABLE_FIFO,
|
|
@@ -235,6 +236,7 @@ static const u64 disable_map[] = {
|
|
[NVDEV_ENGINE_PPP] = NV_DEVICE_V0_DISABLE_PPP,
|
|
[NVDEV_ENGINE_PPP] = NV_DEVICE_V0_DISABLE_PPP,
|
|
[NVDEV_ENGINE_COPY0] = NV_DEVICE_V0_DISABLE_COPY0,
|
|
[NVDEV_ENGINE_COPY0] = NV_DEVICE_V0_DISABLE_COPY0,
|
|
[NVDEV_ENGINE_COPY1] = NV_DEVICE_V0_DISABLE_COPY1,
|
|
[NVDEV_ENGINE_COPY1] = NV_DEVICE_V0_DISABLE_COPY1,
|
|
|
|
+ [NVDEV_ENGINE_COPY2] = NV_DEVICE_V0_DISABLE_COPY1,
|
|
[NVDEV_ENGINE_VIC] = NV_DEVICE_V0_DISABLE_VIC,
|
|
[NVDEV_ENGINE_VIC] = NV_DEVICE_V0_DISABLE_VIC,
|
|
[NVDEV_ENGINE_VENC] = NV_DEVICE_V0_DISABLE_VENC,
|
|
[NVDEV_ENGINE_VENC] = NV_DEVICE_V0_DISABLE_VENC,
|
|
[NVDEV_ENGINE_DISP] = NV_DEVICE_V0_DISABLE_DISP,
|
|
[NVDEV_ENGINE_DISP] = NV_DEVICE_V0_DISABLE_DISP,
|