|
@@ -40,6 +40,7 @@
|
|
|
#define SPFI_CONTROL_SOFT_RESET BIT(11)
|
|
|
#define SPFI_CONTROL_SEND_DMA BIT(10)
|
|
|
#define SPFI_CONTROL_GET_DMA BIT(9)
|
|
|
+#define SPFI_CONTROL_SE BIT(8)
|
|
|
#define SPFI_CONTROL_TMODE_SHIFT 5
|
|
|
#define SPFI_CONTROL_TMODE_MASK 0x7
|
|
|
#define SPFI_CONTROL_TMODE_SINGLE 0
|
|
@@ -491,6 +492,7 @@ static void img_spfi_config(struct spi_master *master, struct spi_device *spi,
|
|
|
else if (xfer->tx_nbits == SPI_NBITS_QUAD &&
|
|
|
xfer->rx_nbits == SPI_NBITS_QUAD)
|
|
|
val |= SPFI_CONTROL_TMODE_QUAD << SPFI_CONTROL_TMODE_SHIFT;
|
|
|
+ val |= SPFI_CONTROL_SE;
|
|
|
spfi_writel(spfi, val, SPFI_CONTROL);
|
|
|
}
|
|
|
|