|
@@ -1000,6 +1000,24 @@
|
|
|
reset-gpios = <&gpio11 1 0 >;
|
|
|
};
|
|
|
|
|
|
+ /* UFS */
|
|
|
+ ufs: ufs@ff3b0000 {
|
|
|
+ compatible = "hisilicon,hi3660-ufs", "jedec,ufs-1.1";
|
|
|
+ /* 0: HCI standard */
|
|
|
+ /* 1: UFS SYS CTRL */
|
|
|
+ reg = <0x0 0xff3b0000 0x0 0x1000>,
|
|
|
+ <0x0 0xff3b1000 0x0 0x1000>;
|
|
|
+ interrupt-parent = <&gic>;
|
|
|
+ interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&crg_ctrl HI3660_CLK_GATE_UFSIO_REF>,
|
|
|
+ <&crg_ctrl HI3660_CLK_GATE_UFSPHY_CFG>;
|
|
|
+ clock-names = "ref_clk", "phy_clk";
|
|
|
+ freq-table-hz = <0 0>, <0 0>;
|
|
|
+ /* offset: 0x84; bit: 12 */
|
|
|
+ resets = <&crg_rst 0x84 12>;
|
|
|
+ reset-names = "rst";
|
|
|
+ };
|
|
|
+
|
|
|
/* SD */
|
|
|
dwmmc1: dwmmc1@ff37f000 {
|
|
|
#address-cells = <1>;
|