|
@@ -202,6 +202,7 @@ static const struct intel_device_info intel_ironlake_m_info = {
|
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING, \
|
|
|
.has_llc = 1, \
|
|
|
.has_rc6 = 1, \
|
|
|
+ .has_rc6p = 1, \
|
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
|
CURSOR_OFFSETS
|
|
|
|
|
@@ -221,6 +222,7 @@ static const struct intel_device_info intel_sandybridge_m_info = {
|
|
|
.ring_mask = RENDER_RING | BSD_RING | BLT_RING, \
|
|
|
.has_llc = 1, \
|
|
|
.has_rc6 = 1, \
|
|
|
+ .has_rc6p = 1, \
|
|
|
GEN_DEFAULT_PIPEOFFSETS, \
|
|
|
IVB_CURSOR_OFFSETS
|
|
|
|
|
@@ -264,6 +266,7 @@ static const struct intel_device_info intel_valleyview_info = {
|
|
|
.has_fpga_dbg = 1, \
|
|
|
.has_psr = 1, \
|
|
|
.has_resource_streamer = 1, \
|
|
|
+ .has_rc6p = 0 /* RC6p removed-by HSW */, \
|
|
|
.has_runtime_pm = 1
|
|
|
|
|
|
static const struct intel_device_info intel_haswell_info = {
|