|
@@ -161,7 +161,8 @@ cleanup:
|
|
|
}
|
|
|
|
|
|
#if defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_SOC_OMAP5) || \
|
|
|
- defined(CONFIG_SOC_DRA7XX) || defined(CONFIG_SOC_AM33XX)
|
|
|
+ defined(CONFIG_SOC_DRA7XX) || defined(CONFIG_SOC_AM33XX) || \
|
|
|
+ defined(CONFIG_SOC_AM43XX)
|
|
|
/**
|
|
|
* ti_clk_register_dpll_x2 - Registers a DPLLx2 clock
|
|
|
* @node: device node for this clock
|
|
@@ -322,7 +323,7 @@ CLK_OF_DECLARE(ti_omap4_dpll_x2_clock, "ti,omap4-dpll-x2-clock",
|
|
|
of_ti_omap4_dpll_x2_setup);
|
|
|
#endif
|
|
|
|
|
|
-#ifdef CONFIG_SOC_AM33XX
|
|
|
+#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
|
|
|
static void __init of_ti_am3_dpll_x2_setup(struct device_node *node)
|
|
|
{
|
|
|
ti_clk_register_dpll_x2(node, &dpll_x2_ck_ops, NULL);
|