|
@@ -1172,6 +1172,9 @@ static int sdma_v4_0_hw_fini(void *handle)
|
|
|
{
|
|
|
struct amdgpu_device *adev = (struct amdgpu_device *)handle;
|
|
|
|
|
|
+ if (amdgpu_sriov_vf(adev))
|
|
|
+ return 0;
|
|
|
+
|
|
|
sdma_v4_0_ctx_switch_enable(adev, false);
|
|
|
sdma_v4_0_enable(adev, false);
|
|
|
|
|
@@ -1406,6 +1409,9 @@ static int sdma_v4_0_set_clockgating_state(void *handle,
|
|
|
{
|
|
|
struct amdgpu_device *adev = (struct amdgpu_device *)handle;
|
|
|
|
|
|
+ if (amdgpu_sriov_vf(adev))
|
|
|
+ return 0;
|
|
|
+
|
|
|
switch (adev->asic_type) {
|
|
|
case CHIP_VEGA10:
|
|
|
sdma_v4_0_update_medium_grain_clock_gating(adev,
|