|
@@ -216,12 +216,15 @@ nouveau_hw_get_clock(struct drm_device *dev, enum nvbios_pll_type plltype)
|
|
|
{
|
|
|
struct nvkm_pll_vals pllvals;
|
|
|
int ret;
|
|
|
+ int domain;
|
|
|
+
|
|
|
+ domain = pci_domain_nr(dev->pdev->bus);
|
|
|
|
|
|
if (plltype == PLL_MEMORY &&
|
|
|
(dev->pdev->device & 0x0ff0) == CHIPSET_NFORCE) {
|
|
|
uint32_t mpllP;
|
|
|
-
|
|
|
- pci_read_config_dword(pci_get_bus_and_slot(0, 3), 0x6c, &mpllP);
|
|
|
+ pci_read_config_dword(pci_get_domain_bus_and_slot(domain, 0, 3),
|
|
|
+ 0x6c, &mpllP);
|
|
|
mpllP = (mpllP >> 8) & 0xf;
|
|
|
if (!mpllP)
|
|
|
mpllP = 4;
|
|
@@ -232,7 +235,8 @@ nouveau_hw_get_clock(struct drm_device *dev, enum nvbios_pll_type plltype)
|
|
|
(dev->pdev->device & 0xff0) == CHIPSET_NFORCE2) {
|
|
|
uint32_t clock;
|
|
|
|
|
|
- pci_read_config_dword(pci_get_bus_and_slot(0, 5), 0x4c, &clock);
|
|
|
+ pci_read_config_dword(pci_get_domain_bus_and_slot(domain, 0, 5),
|
|
|
+ 0x4c, &clock);
|
|
|
return clock / 1000;
|
|
|
}
|
|
|
|