|
@@ -4186,7 +4186,7 @@ static int vega10_force_clock_level(struct pp_hwmgr *hwmgr,
|
|
enum pp_clock_type type, uint32_t mask)
|
|
enum pp_clock_type type, uint32_t mask)
|
|
{
|
|
{
|
|
struct vega10_hwmgr *data = (struct vega10_hwmgr *)(hwmgr->backend);
|
|
struct vega10_hwmgr *data = (struct vega10_hwmgr *)(hwmgr->backend);
|
|
- uint32_t i;
|
|
|
|
|
|
+ int i;
|
|
|
|
|
|
if (hwmgr->dpm_level != AMD_DPM_FORCED_LEVEL_MANUAL)
|
|
if (hwmgr->dpm_level != AMD_DPM_FORCED_LEVEL_MANUAL)
|
|
return -EINVAL;
|
|
return -EINVAL;
|