|
@@ -40,6 +40,8 @@
|
|
|
|
|
|
MODULE_FIRMWARE("amdgpu/vega10_sdma.bin");
|
|
|
MODULE_FIRMWARE("amdgpu/vega10_sdma1.bin");
|
|
|
+MODULE_FIRMWARE("amdgpu/vega12_sdma.bin");
|
|
|
+MODULE_FIRMWARE("amdgpu/vega12_sdma1.bin");
|
|
|
MODULE_FIRMWARE("amdgpu/raven_sdma.bin");
|
|
|
|
|
|
#define SDMA0_POWER_CNTL__ON_OFF_CONDITION_HOLD_TIME_MASK 0x000000F8L
|
|
@@ -162,6 +164,9 @@ static int sdma_v4_0_init_microcode(struct amdgpu_device *adev)
|
|
|
case CHIP_VEGA10:
|
|
|
chip_name = "vega10";
|
|
|
break;
|
|
|
+ case CHIP_VEGA12:
|
|
|
+ chip_name = "vega12";
|
|
|
+ break;
|
|
|
case CHIP_RAVEN:
|
|
|
chip_name = "raven";
|
|
|
break;
|