|
@@ -49,6 +49,31 @@ nvic_handle_irq(irq_hw_number_t hwirq, struct pt_regs *regs)
|
|
|
handle_IRQ(irq, regs);
|
|
|
}
|
|
|
|
|
|
+static int nvic_irq_domain_alloc(struct irq_domain *domain, unsigned int virq,
|
|
|
+ unsigned int nr_irqs, void *arg)
|
|
|
+{
|
|
|
+ int i, ret;
|
|
|
+ irq_hw_number_t hwirq;
|
|
|
+ unsigned int type = IRQ_TYPE_NONE;
|
|
|
+ struct of_phandle_args *irq_data = arg;
|
|
|
+
|
|
|
+ ret = irq_domain_xlate_onecell(domain, irq_data->np, irq_data->args,
|
|
|
+ irq_data->args_count, &hwirq, &type);
|
|
|
+ if (ret)
|
|
|
+ return ret;
|
|
|
+
|
|
|
+ for (i = 0; i < nr_irqs; i++)
|
|
|
+ irq_map_generic_chip(domain, virq + i, hwirq + i);
|
|
|
+
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+static const struct irq_domain_ops nvic_irq_domain_ops = {
|
|
|
+ .xlate = irq_domain_xlate_onecell,
|
|
|
+ .alloc = nvic_irq_domain_alloc,
|
|
|
+ .free = irq_domain_free_irqs_top,
|
|
|
+};
|
|
|
+
|
|
|
static int __init nvic_of_init(struct device_node *node,
|
|
|
struct device_node *parent)
|
|
|
{
|
|
@@ -70,7 +95,8 @@ static int __init nvic_of_init(struct device_node *node,
|
|
|
irqs = NVIC_MAX_IRQ;
|
|
|
|
|
|
nvic_irq_domain =
|
|
|
- irq_domain_add_linear(node, irqs, &irq_generic_chip_ops, NULL);
|
|
|
+ irq_domain_add_linear(node, irqs, &nvic_irq_domain_ops, NULL);
|
|
|
+
|
|
|
if (!nvic_irq_domain) {
|
|
|
pr_warn("Failed to allocate irq domain\n");
|
|
|
return -ENOMEM;
|