|
@@ -81,6 +81,18 @@
|
|
reg = <0x48200000 0x1000>;
|
|
reg = <0x48200000 0x1000>;
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+ sdma: dma-controller@48056000 {
|
|
|
|
+ compatible = "ti,omap3630-sdma", "ti,omap3430-sdma";
|
|
|
|
+ reg = <0x48056000 0x1000>;
|
|
|
|
+ interrupts = <12>,
|
|
|
|
+ <13>,
|
|
|
|
+ <14>,
|
|
|
|
+ <15>;
|
|
|
|
+ #dma-cells = <1>;
|
|
|
|
+ #dma-channels = <32>;
|
|
|
|
+ #dma-requests = <96>;
|
|
|
|
+ };
|
|
|
|
+
|
|
omap3_pmx_core: pinmux@48002030 {
|
|
omap3_pmx_core: pinmux@48002030 {
|
|
compatible = "ti,omap3-padconf", "pinctrl-single";
|
|
compatible = "ti,omap3-padconf", "pinctrl-single";
|
|
reg = <0x48002030 0x05cc>;
|
|
reg = <0x48002030 0x05cc>;
|
|
@@ -198,6 +210,16 @@
|
|
#size-cells = <0>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi1";
|
|
ti,hwmods = "mcspi1";
|
|
ti,spi-num-cs = <4>;
|
|
ti,spi-num-cs = <4>;
|
|
|
|
+ dmas = <&sdma 35>,
|
|
|
|
+ <&sdma 36>,
|
|
|
|
+ <&sdma 37>,
|
|
|
|
+ <&sdma 38>,
|
|
|
|
+ <&sdma 39>,
|
|
|
|
+ <&sdma 40>,
|
|
|
|
+ <&sdma 41>,
|
|
|
|
+ <&sdma 42>;
|
|
|
|
+ dma-names = "tx0", "rx0", "tx1", "rx1",
|
|
|
|
+ "tx2", "rx2", "tx3", "rx3";
|
|
};
|
|
};
|
|
|
|
|
|
mcspi2: spi@4809a000 {
|
|
mcspi2: spi@4809a000 {
|
|
@@ -206,6 +228,11 @@
|
|
#size-cells = <0>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi2";
|
|
ti,hwmods = "mcspi2";
|
|
ti,spi-num-cs = <2>;
|
|
ti,spi-num-cs = <2>;
|
|
|
|
+ dmas = <&sdma 43>,
|
|
|
|
+ <&sdma 44>,
|
|
|
|
+ <&sdma 45>,
|
|
|
|
+ <&sdma 46>;
|
|
|
|
+ dma-names = "tx0", "rx0", "tx1", "rx1";
|
|
};
|
|
};
|
|
|
|
|
|
mcspi3: spi@480b8000 {
|
|
mcspi3: spi@480b8000 {
|
|
@@ -214,6 +241,11 @@
|
|
#size-cells = <0>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi3";
|
|
ti,hwmods = "mcspi3";
|
|
ti,spi-num-cs = <2>;
|
|
ti,spi-num-cs = <2>;
|
|
|
|
+ dmas = <&sdma 15>,
|
|
|
|
+ <&sdma 16>,
|
|
|
|
+ <&sdma 23>,
|
|
|
|
+ <&sdma 24>;
|
|
|
|
+ dma-names = "tx0", "rx0", "tx1", "rx1";
|
|
};
|
|
};
|
|
|
|
|
|
mcspi4: spi@480ba000 {
|
|
mcspi4: spi@480ba000 {
|
|
@@ -222,22 +254,30 @@
|
|
#size-cells = <0>;
|
|
#size-cells = <0>;
|
|
ti,hwmods = "mcspi4";
|
|
ti,hwmods = "mcspi4";
|
|
ti,spi-num-cs = <1>;
|
|
ti,spi-num-cs = <1>;
|
|
|
|
+ dmas = <&sdma 70>, <&sdma 71>;
|
|
|
|
+ dma-names = "tx0", "rx0";
|
|
};
|
|
};
|
|
|
|
|
|
mmc1: mmc@4809c000 {
|
|
mmc1: mmc@4809c000 {
|
|
compatible = "ti,omap3-hsmmc";
|
|
compatible = "ti,omap3-hsmmc";
|
|
ti,hwmods = "mmc1";
|
|
ti,hwmods = "mmc1";
|
|
ti,dual-volt;
|
|
ti,dual-volt;
|
|
|
|
+ dmas = <&sdma 61>, <&sdma 62>;
|
|
|
|
+ dma-names = "tx", "rx";
|
|
};
|
|
};
|
|
|
|
|
|
mmc2: mmc@480b4000 {
|
|
mmc2: mmc@480b4000 {
|
|
compatible = "ti,omap3-hsmmc";
|
|
compatible = "ti,omap3-hsmmc";
|
|
ti,hwmods = "mmc2";
|
|
ti,hwmods = "mmc2";
|
|
|
|
+ dmas = <&sdma 47>, <&sdma 48>;
|
|
|
|
+ dma-names = "tx", "rx";
|
|
};
|
|
};
|
|
|
|
|
|
mmc3: mmc@480ad000 {
|
|
mmc3: mmc@480ad000 {
|
|
compatible = "ti,omap3-hsmmc";
|
|
compatible = "ti,omap3-hsmmc";
|
|
ti,hwmods = "mmc3";
|
|
ti,hwmods = "mmc3";
|
|
|
|
+ dmas = <&sdma 77>, <&sdma 78>;
|
|
|
|
+ dma-names = "tx", "rx";
|
|
};
|
|
};
|
|
|
|
|
|
wdt2: wdt@48314000 {
|
|
wdt2: wdt@48314000 {
|