|
@@ -143,7 +143,7 @@
|
|
#define RLC_CLEAR_STATE_DESCRIPTOR_OFFSET 0x3D
|
|
#define RLC_CLEAR_STATE_DESCRIPTOR_OFFSET 0x3D
|
|
|
|
|
|
#define TAHITI_GB_ADDR_CONFIG_GOLDEN 0x12011003
|
|
#define TAHITI_GB_ADDR_CONFIG_GOLDEN 0x12011003
|
|
-#define VERDE_GB_ADDR_CONFIG_GOLDEN 0x12010002
|
|
|
|
|
|
+#define VERDE_GB_ADDR_CONFIG_GOLDEN 0x02010002
|
|
#define HAINAN_GB_ADDR_CONFIG_GOLDEN 0x02010001
|
|
#define HAINAN_GB_ADDR_CONFIG_GOLDEN 0x02010001
|
|
|
|
|
|
#define PACKET3(op, n) ((RADEON_PACKET_TYPE3 << 30) | \
|
|
#define PACKET3(op, n) ((RADEON_PACKET_TYPE3 << 30) | \
|