|
@@ -77,7 +77,7 @@
|
|
|
no-map;
|
|
|
};
|
|
|
|
|
|
- mpss@86800000 {
|
|
|
+ mpss_mem: mpss@86800000 {
|
|
|
reg = <0x0 0x86800000 0x0 0x2b00000>;
|
|
|
no-map;
|
|
|
};
|
|
@@ -801,6 +801,49 @@
|
|
|
clock-names = "iface_clk";
|
|
|
};
|
|
|
};
|
|
|
+
|
|
|
+
|
|
|
+ hexagon@4080000 {
|
|
|
+ compatible = "qcom,q6v5-pil";
|
|
|
+ reg = <0x04080000 0x100>,
|
|
|
+ <0x04020000 0x040>;
|
|
|
+
|
|
|
+ reg-names = "qdsp6", "rmb";
|
|
|
+
|
|
|
+ interrupts-extended = <&intc 0 24 1>,
|
|
|
+ <&hexagon_smp2p_in 0 0>,
|
|
|
+ <&hexagon_smp2p_in 1 0>,
|
|
|
+ <&hexagon_smp2p_in 2 0>,
|
|
|
+ <&hexagon_smp2p_in 3 0>;
|
|
|
+ interrupt-names = "wdog", "fatal", "ready",
|
|
|
+ "handover", "stop-ack";
|
|
|
+
|
|
|
+ clocks = <&gcc GCC_MSS_CFG_AHB_CLK>,
|
|
|
+ <&gcc GCC_MSS_Q6_BIMC_AXI_CLK>,
|
|
|
+ <&gcc GCC_BOOT_ROM_AHB_CLK>;
|
|
|
+ clock-names = "iface", "bus", "mem";
|
|
|
+
|
|
|
+ qcom,smem-states = <&hexagon_smp2p_out 0>;
|
|
|
+ qcom,smem-state-names = "stop";
|
|
|
+
|
|
|
+ resets = <&scm 0>;
|
|
|
+ reset-names = "mss_restart";
|
|
|
+
|
|
|
+ mx-supply = <&pm8916_l3>;
|
|
|
+ pll-supply = <&pm8916_l7>;
|
|
|
+
|
|
|
+ qcom,halt-regs = <&tcsr 0x18000 0x19000 0x1a000>;
|
|
|
+
|
|
|
+ status = "disabled";
|
|
|
+
|
|
|
+ mba {
|
|
|
+ memory-region = <&mba_mem>;
|
|
|
+ };
|
|
|
+
|
|
|
+ mpss {
|
|
|
+ memory-region = <&mpss_mem>;
|
|
|
+ };
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
smd {
|