|
@@ -113,10 +113,6 @@
|
|
|
|
|
|
#define S3C64XX_SPI_FBCLK_MSK (3<<0)
|
|
#define S3C64XX_SPI_FBCLK_MSK (3<<0)
|
|
|
|
|
|
-#define S3C64XX_SPI_ST_TRLCNTZ(v, i) ((((v) >> (i)->rx_lvl_offset) & \
|
|
|
|
- (((i)->fifo_lvl_mask + 1))) \
|
|
|
|
- ? 1 : 0)
|
|
|
|
-
|
|
|
|
#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & (1 << (i)->tx_st_done)) ? 1 : 0)
|
|
#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) & (1 << (i)->tx_st_done)) ? 1 : 0)
|
|
#define TX_FIFO_LVL(v, i) (((v) >> 6) & (i)->fifo_lvl_mask)
|
|
#define TX_FIFO_LVL(v, i) (((v) >> 6) & (i)->fifo_lvl_mask)
|
|
#define RX_FIFO_LVL(v, i) (((v) >> (i)->rx_lvl_offset) & (i)->fifo_lvl_mask)
|
|
#define RX_FIFO_LVL(v, i) (((v) >> (i)->rx_lvl_offset) & (i)->fifo_lvl_mask)
|