|
@@ -1461,7 +1461,9 @@ static int rtl8192eu_active_to_emu(struct rtl8xxxu_priv *priv)
|
|
int count, ret = 0;
|
|
int count, ret = 0;
|
|
|
|
|
|
/* Turn off RF */
|
|
/* Turn off RF */
|
|
- rtl8xxxu_write8(priv, REG_RF_CTRL, 0);
|
|
|
|
|
|
+ val8 = rtl8xxxu_read8(priv, REG_RF_CTRL);
|
|
|
|
+ val8 &= ~RF_ENABLE;
|
|
|
|
+ rtl8xxxu_write8(priv, REG_RF_CTRL, val8);
|
|
|
|
|
|
/* Switch DPDT_SEL_P output from register 0x65[2] */
|
|
/* Switch DPDT_SEL_P output from register 0x65[2] */
|
|
val8 = rtl8xxxu_read8(priv, REG_LEDCFG2);
|
|
val8 = rtl8xxxu_read8(priv, REG_LEDCFG2);
|
|
@@ -1593,6 +1595,10 @@ static void rtl8192e_enable_rf(struct rtl8xxxu_priv *priv)
|
|
u32 val32;
|
|
u32 val32;
|
|
u8 val8;
|
|
u8 val8;
|
|
|
|
|
|
|
|
+ val32 = rtl8xxxu_read32(priv, REG_RX_WAIT_CCA);
|
|
|
|
+ val32 |= (BIT(22) | BIT(23));
|
|
|
|
+ rtl8xxxu_write32(priv, REG_RX_WAIT_CCA, val32);
|
|
|
|
+
|
|
val8 = rtl8xxxu_read8(priv, REG_GPIO_MUXCFG);
|
|
val8 = rtl8xxxu_read8(priv, REG_GPIO_MUXCFG);
|
|
val8 |= BIT(5);
|
|
val8 |= BIT(5);
|
|
rtl8xxxu_write8(priv, REG_GPIO_MUXCFG, val8);
|
|
rtl8xxxu_write8(priv, REG_GPIO_MUXCFG, val8);
|