|
@@ -302,7 +302,7 @@ static struct {
|
|
0x242 in div_Xsig.S
|
|
0x242 in div_Xsig.S
|
|
*/
|
|
*/
|
|
|
|
|
|
-asmlinkage void FPU_exception(int n)
|
|
|
|
|
|
+asmlinkage __visible void FPU_exception(int n)
|
|
{
|
|
{
|
|
int i, int_type;
|
|
int i, int_type;
|
|
|
|
|
|
@@ -492,7 +492,7 @@ int real_2op_NaN(FPU_REG const *b, u_char tagb,
|
|
|
|
|
|
/* Invalid arith operation on Valid registers */
|
|
/* Invalid arith operation on Valid registers */
|
|
/* Returns < 0 if the exception is unmasked */
|
|
/* Returns < 0 if the exception is unmasked */
|
|
-asmlinkage int arith_invalid(int deststnr)
|
|
|
|
|
|
+asmlinkage __visible int arith_invalid(int deststnr)
|
|
{
|
|
{
|
|
|
|
|
|
EXCEPTION(EX_Invalid);
|
|
EXCEPTION(EX_Invalid);
|
|
@@ -507,7 +507,7 @@ asmlinkage int arith_invalid(int deststnr)
|
|
}
|
|
}
|
|
|
|
|
|
/* Divide a finite number by zero */
|
|
/* Divide a finite number by zero */
|
|
-asmlinkage int FPU_divide_by_zero(int deststnr, u_char sign)
|
|
|
|
|
|
+asmlinkage __visible int FPU_divide_by_zero(int deststnr, u_char sign)
|
|
{
|
|
{
|
|
FPU_REG *dest = &st(deststnr);
|
|
FPU_REG *dest = &st(deststnr);
|
|
int tag = TAG_Valid;
|
|
int tag = TAG_Valid;
|
|
@@ -539,7 +539,7 @@ int set_precision_flag(int flags)
|
|
}
|
|
}
|
|
|
|
|
|
/* This may be called often, so keep it lean */
|
|
/* This may be called often, so keep it lean */
|
|
-asmlinkage void set_precision_flag_up(void)
|
|
|
|
|
|
+asmlinkage __visible void set_precision_flag_up(void)
|
|
{
|
|
{
|
|
if (control_word & CW_Precision)
|
|
if (control_word & CW_Precision)
|
|
partial_status |= (SW_Precision | SW_C1); /* The masked response */
|
|
partial_status |= (SW_Precision | SW_C1); /* The masked response */
|
|
@@ -548,7 +548,7 @@ asmlinkage void set_precision_flag_up(void)
|
|
}
|
|
}
|
|
|
|
|
|
/* This may be called often, so keep it lean */
|
|
/* This may be called often, so keep it lean */
|
|
-asmlinkage void set_precision_flag_down(void)
|
|
|
|
|
|
+asmlinkage __visible void set_precision_flag_down(void)
|
|
{
|
|
{
|
|
if (control_word & CW_Precision) { /* The masked response */
|
|
if (control_word & CW_Precision) { /* The masked response */
|
|
partial_status &= ~SW_C1;
|
|
partial_status &= ~SW_C1;
|
|
@@ -557,7 +557,7 @@ asmlinkage void set_precision_flag_down(void)
|
|
EXCEPTION(EX_Precision);
|
|
EXCEPTION(EX_Precision);
|
|
}
|
|
}
|
|
|
|
|
|
-asmlinkage int denormal_operand(void)
|
|
|
|
|
|
+asmlinkage __visible int denormal_operand(void)
|
|
{
|
|
{
|
|
if (control_word & CW_Denormal) { /* The masked response */
|
|
if (control_word & CW_Denormal) { /* The masked response */
|
|
partial_status |= SW_Denorm_Op;
|
|
partial_status |= SW_Denorm_Op;
|
|
@@ -568,7 +568,7 @@ asmlinkage int denormal_operand(void)
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
-asmlinkage int arith_overflow(FPU_REG *dest)
|
|
|
|
|
|
+asmlinkage __visible int arith_overflow(FPU_REG *dest)
|
|
{
|
|
{
|
|
int tag = TAG_Valid;
|
|
int tag = TAG_Valid;
|
|
|
|
|
|
@@ -596,7 +596,7 @@ asmlinkage int arith_overflow(FPU_REG *dest)
|
|
|
|
|
|
}
|
|
}
|
|
|
|
|
|
-asmlinkage int arith_underflow(FPU_REG *dest)
|
|
|
|
|
|
+asmlinkage __visible int arith_underflow(FPU_REG *dest)
|
|
{
|
|
{
|
|
int tag = TAG_Valid;
|
|
int tag = TAG_Valid;
|
|
|
|
|