|
@@ -105,7 +105,7 @@ static ssize_t ade7854_write_8bit(struct device *dev,
|
|
|
ret = kstrtou8(buf, 10, &val);
|
|
|
if (ret)
|
|
|
goto error_ret;
|
|
|
- ret = st->write_reg_8(dev, this_attr->address, val);
|
|
|
+ ret = st->write_reg(dev, this_attr->address, val, 8);
|
|
|
|
|
|
error_ret:
|
|
|
return ret ? ret : len;
|
|
@@ -126,7 +126,7 @@ static ssize_t ade7854_write_16bit(struct device *dev,
|
|
|
ret = kstrtou16(buf, 10, &val);
|
|
|
if (ret)
|
|
|
goto error_ret;
|
|
|
- ret = st->write_reg_16(dev, this_attr->address, val);
|
|
|
+ ret = st->write_reg(dev, this_attr->address, val, 16);
|
|
|
|
|
|
error_ret:
|
|
|
return ret ? ret : len;
|
|
@@ -147,7 +147,7 @@ static ssize_t ade7854_write_24bit(struct device *dev,
|
|
|
ret = kstrtou32(buf, 10, &val);
|
|
|
if (ret)
|
|
|
goto error_ret;
|
|
|
- ret = st->write_reg_24(dev, this_attr->address, val);
|
|
|
+ ret = st->write_reg(dev, this_attr->address, val, 24);
|
|
|
|
|
|
error_ret:
|
|
|
return ret ? ret : len;
|
|
@@ -168,7 +168,7 @@ static ssize_t ade7854_write_32bit(struct device *dev,
|
|
|
ret = kstrtou32(buf, 10, &val);
|
|
|
if (ret)
|
|
|
goto error_ret;
|
|
|
- ret = st->write_reg_32(dev, this_attr->address, val);
|
|
|
+ ret = st->write_reg(dev, this_attr->address, val, 32);
|
|
|
|
|
|
error_ret:
|
|
|
return ret ? ret : len;
|
|
@@ -183,7 +183,7 @@ static int ade7854_reset(struct device *dev)
|
|
|
st->read_reg_16(dev, ADE7854_CONFIG, &val);
|
|
|
val |= BIT(7); /* Software Chip Reset */
|
|
|
|
|
|
- return st->write_reg_16(dev, ADE7854_CONFIG, val);
|
|
|
+ return st->write_reg(dev, ADE7854_CONFIG, val, 16);
|
|
|
}
|
|
|
|
|
|
static IIO_DEV_ATTR_AIGAIN(0644,
|
|
@@ -426,7 +426,7 @@ static int ade7854_set_irq(struct device *dev, bool enable)
|
|
|
else
|
|
|
irqen &= ~BIT(17);
|
|
|
|
|
|
- return st->write_reg_32(dev, ADE7854_MASK0, irqen);
|
|
|
+ return st->write_reg(dev, ADE7854_MASK0, irqen, 32);
|
|
|
}
|
|
|
|
|
|
static int ade7854_initial_setup(struct iio_dev *indio_dev)
|