|
@@ -1116,6 +1116,38 @@
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
|
|
|
|
+ debug@850000 {
|
|
|
|
+ compatible = "arm,coresight-cpu-debug","arm,primecell";
|
|
|
|
+ reg = <0x850000 0x1000>;
|
|
|
|
+ clocks = <&rpmcc RPM_QDSS_CLK>;
|
|
|
|
+ clock-names = "apb_pclk";
|
|
|
|
+ cpu = <&CPU0>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ debug@852000 {
|
|
|
|
+ compatible = "arm,coresight-cpu-debug","arm,primecell";
|
|
|
|
+ reg = <0x852000 0x1000>;
|
|
|
|
+ clocks = <&rpmcc RPM_QDSS_CLK>;
|
|
|
|
+ clock-names = "apb_pclk";
|
|
|
|
+ cpu = <&CPU1>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ debug@854000 {
|
|
|
|
+ compatible = "arm,coresight-cpu-debug","arm,primecell";
|
|
|
|
+ reg = <0x854000 0x1000>;
|
|
|
|
+ clocks = <&rpmcc RPM_QDSS_CLK>;
|
|
|
|
+ clock-names = "apb_pclk";
|
|
|
|
+ cpu = <&CPU2>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ debug@856000 {
|
|
|
|
+ compatible = "arm,coresight-cpu-debug","arm,primecell";
|
|
|
|
+ reg = <0x856000 0x1000>;
|
|
|
|
+ clocks = <&rpmcc RPM_QDSS_CLK>;
|
|
|
|
+ clock-names = "apb_pclk";
|
|
|
|
+ cpu = <&CPU3>;
|
|
|
|
+ };
|
|
|
|
+
|
|
etm@85c000 {
|
|
etm@85c000 {
|
|
compatible = "arm,coresight-etm4x", "arm,primecell";
|
|
compatible = "arm,coresight-etm4x", "arm,primecell";
|
|
reg = <0x85c000 0x1000>;
|
|
reg = <0x85c000 0x1000>;
|