|
@@ -147,20 +147,9 @@ static inline void write_SSSR_CS(struct driver_data *drv_data, u32 val)
|
|
|
extern int pxa2xx_spi_flush(struct driver_data *drv_data);
|
|
|
extern void *pxa2xx_spi_next_transfer(struct driver_data *drv_data);
|
|
|
|
|
|
-/*
|
|
|
- * Select the right DMA implementation.
|
|
|
- */
|
|
|
-#if defined(CONFIG_SPI_PXA2XX_DMA)
|
|
|
-#define SPI_PXA2XX_USE_DMA 1
|
|
|
#define MAX_DMA_LEN SZ_64K
|
|
|
#define DEFAULT_DMA_CR1 (SSCR1_TSRE | SSCR1_RSRE | SSCR1_TRAIL)
|
|
|
-#else
|
|
|
-#undef SPI_PXA2XX_USE_DMA
|
|
|
-#define MAX_DMA_LEN 0
|
|
|
-#define DEFAULT_DMA_CR1 0
|
|
|
-#endif
|
|
|
|
|
|
-#ifdef SPI_PXA2XX_USE_DMA
|
|
|
extern bool pxa2xx_spi_dma_is_possible(size_t len);
|
|
|
extern int pxa2xx_spi_map_dma_buffers(struct driver_data *drv_data);
|
|
|
extern irqreturn_t pxa2xx_spi_dma_transfer(struct driver_data *drv_data);
|
|
@@ -173,29 +162,5 @@ extern int pxa2xx_spi_set_dma_burst_and_threshold(struct chip_data *chip,
|
|
|
u8 bits_per_word,
|
|
|
u32 *burst_code,
|
|
|
u32 *threshold);
|
|
|
-#else
|
|
|
-static inline bool pxa2xx_spi_dma_is_possible(size_t len) { return false; }
|
|
|
-static inline int pxa2xx_spi_map_dma_buffers(struct driver_data *drv_data)
|
|
|
-{
|
|
|
- return 0;
|
|
|
-}
|
|
|
-#define pxa2xx_spi_dma_transfer NULL
|
|
|
-static inline void pxa2xx_spi_dma_prepare(struct driver_data *drv_data,
|
|
|
- u32 dma_burst) {}
|
|
|
-static inline void pxa2xx_spi_dma_start(struct driver_data *drv_data) {}
|
|
|
-static inline int pxa2xx_spi_dma_setup(struct driver_data *drv_data)
|
|
|
-{
|
|
|
- return 0;
|
|
|
-}
|
|
|
-static inline void pxa2xx_spi_dma_release(struct driver_data *drv_data) {}
|
|
|
-static inline int pxa2xx_spi_set_dma_burst_and_threshold(struct chip_data *chip,
|
|
|
- struct spi_device *spi,
|
|
|
- u8 bits_per_word,
|
|
|
- u32 *burst_code,
|
|
|
- u32 *threshold)
|
|
|
-{
|
|
|
- return -ENODEV;
|
|
|
-}
|
|
|
-#endif
|
|
|
|
|
|
#endif /* SPI_PXA2XX_H */
|