|
@@ -29,6 +29,9 @@
|
|
|
#include "p2p.h"
|
|
|
#include "hw.h"
|
|
|
|
|
|
+#define ATH10K_WMI_BARRIER_ECHO_ID 0xBA991E9
|
|
|
+#define ATH10K_WMI_BARRIER_TIMEOUT_HZ (3 * HZ)
|
|
|
+
|
|
|
/* MAIN WMI cmd track */
|
|
|
static struct wmi_cmd_map wmi_cmd_map = {
|
|
|
.init_cmdid = WMI_INIT_CMDID,
|
|
@@ -2507,6 +2510,9 @@ void ath10k_wmi_event_echo(struct ath10k *ar, struct sk_buff *skb)
|
|
|
ath10k_dbg(ar, ATH10K_DBG_WMI,
|
|
|
"wmi event echo value 0x%08x\n",
|
|
|
le32_to_cpu(arg.value));
|
|
|
+
|
|
|
+ if (le32_to_cpu(arg.value) == ATH10K_WMI_BARRIER_ECHO_ID)
|
|
|
+ complete(&ar->wmi.barrier);
|
|
|
}
|
|
|
|
|
|
int ath10k_wmi_event_debug_mesg(struct ath10k *ar, struct sk_buff *skb)
|
|
@@ -7715,6 +7721,30 @@ ath10k_wmi_op_gen_echo(struct ath10k *ar, u32 value)
|
|
|
return skb;
|
|
|
}
|
|
|
|
|
|
+int
|
|
|
+ath10k_wmi_barrier(struct ath10k *ar)
|
|
|
+{
|
|
|
+ int ret;
|
|
|
+ int time_left;
|
|
|
+
|
|
|
+ spin_lock_bh(&ar->data_lock);
|
|
|
+ reinit_completion(&ar->wmi.barrier);
|
|
|
+ spin_unlock_bh(&ar->data_lock);
|
|
|
+
|
|
|
+ ret = ath10k_wmi_echo(ar, ATH10K_WMI_BARRIER_ECHO_ID);
|
|
|
+ if (ret) {
|
|
|
+ ath10k_warn(ar, "failed to submit wmi echo: %d\n", ret);
|
|
|
+ return ret;
|
|
|
+ }
|
|
|
+
|
|
|
+ time_left = wait_for_completion_timeout(&ar->wmi.barrier,
|
|
|
+ ATH10K_WMI_BARRIER_TIMEOUT_HZ);
|
|
|
+ if (!time_left)
|
|
|
+ return -ETIMEDOUT;
|
|
|
+
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
static const struct wmi_ops wmi_ops = {
|
|
|
.rx = ath10k_wmi_op_rx,
|
|
|
.map_svc = wmi_main_svc_map,
|
|
@@ -8112,6 +8142,7 @@ int ath10k_wmi_attach(struct ath10k *ar)
|
|
|
|
|
|
init_completion(&ar->wmi.service_ready);
|
|
|
init_completion(&ar->wmi.unified_ready);
|
|
|
+ init_completion(&ar->wmi.barrier);
|
|
|
|
|
|
INIT_WORK(&ar->svc_rdy_work, ath10k_wmi_event_service_ready_work);
|
|
|
|