|
@@ -460,7 +460,8 @@ int omap3_noncore_dpll_enable(struct clk_hw *hw)
|
|
|
|
|
|
parent = clk_hw_get_parent(hw);
|
|
|
|
|
|
- if (clk_hw_get_rate(hw) == clk_get_rate(dd->clk_bypass)) {
|
|
|
+ if (clk_hw_get_rate(hw) ==
|
|
|
+ clk_hw_get_rate(__clk_get_hw(dd->clk_bypass))) {
|
|
|
WARN_ON(parent != __clk_get_hw(dd->clk_bypass));
|
|
|
r = _omap3_noncore_dpll_bypass(clk);
|
|
|
} else {
|