|
@@ -33,7 +33,7 @@ static const unsigned short normal_i2c[] = { 0x69, I2C_CLIENT_END };
|
|
|
|
|
|
/* ICS932S401 registers */
|
|
|
#define ICS932S401_REG_CFG2 0x01
|
|
|
-#define ICS932S401_CFG1_SPREAD 0x01
|
|
|
+#define ICS932S401_CFG1_SPREAD 0x01
|
|
|
#define ICS932S401_REG_CFG7 0x06
|
|
|
#define ICS932S401_FS_MASK 0x07
|
|
|
#define ICS932S401_REG_VENDOR_REV 0x07
|
|
@@ -58,7 +58,7 @@ static const unsigned short normal_i2c[] = { 0x69, I2C_CLIENT_END };
|
|
|
#define ICS932S401_REG_SRC_SPREAD1 0x11
|
|
|
#define ICS932S401_REG_SRC_SPREAD2 0x12
|
|
|
#define ICS932S401_REG_CPU_DIVISOR 0x13
|
|
|
-#define ICS932S401_CPU_DIVISOR_SHIFT 4
|
|
|
+#define ICS932S401_CPU_DIVISOR_SHIFT 4
|
|
|
#define ICS932S401_REG_PCISRC_DIVISOR 0x14
|
|
|
#define ICS932S401_SRC_DIVISOR_MASK 0x0F
|
|
|
#define ICS932S401_PCI_DIVISOR_SHIFT 4
|