|
@@ -1925,6 +1925,19 @@ static void amdgpu_device_ip_late_init_func_handler(struct work_struct *work)
|
|
|
DRM_ERROR("ib ring test failed (%d).\n", r);
|
|
|
}
|
|
|
|
|
|
+static void amdgpu_device_delay_enable_gfx_off(struct work_struct *work)
|
|
|
+{
|
|
|
+ struct amdgpu_device *adev =
|
|
|
+ container_of(work, struct amdgpu_device, gfx.gfx_off_delay_work.work);
|
|
|
+
|
|
|
+ mutex_lock(&adev->gfx.gfx_off_mutex);
|
|
|
+ if (!adev->gfx.gfx_off_state && !adev->gfx.gfx_off_req_count) {
|
|
|
+ if (!amdgpu_dpm_set_powergating_by_smu(adev, AMD_IP_BLOCK_TYPE_GFX, true))
|
|
|
+ adev->gfx.gfx_off_state = true;
|
|
|
+ }
|
|
|
+ mutex_unlock(&adev->gfx.gfx_off_mutex);
|
|
|
+}
|
|
|
+
|
|
|
/**
|
|
|
* amdgpu_device_ip_suspend_phase1 - run suspend for hardware IPs (phase 1)
|
|
|
*
|
|
@@ -2394,6 +2407,8 @@ int amdgpu_device_init(struct amdgpu_device *adev,
|
|
|
|
|
|
INIT_DELAYED_WORK(&adev->late_init_work,
|
|
|
amdgpu_device_ip_late_init_func_handler);
|
|
|
+ INIT_DELAYED_WORK(&adev->gfx.gfx_off_delay_work,
|
|
|
+ amdgpu_device_delay_enable_gfx_off);
|
|
|
|
|
|
adev->gfx.gfx_off_req_count = 1;
|
|
|
adev->pm.ac_power = power_supply_is_system_supplied() > 0 ? true : false;
|